# SHARP SERVICE MANUAL

CODE: 00ZPC1600SME2



# MODEL PC-1600

This manual contents CE-1600P/CE-1600F/CE-1600M/CE-1600L/CE-1601L/CE-1602L/CE-1603L/CE-1604L

# CONTENTS -

1. Scope 2. Specification 3. System configuration 4. PC-1600 block diagram 5. Memory mapping 6. Power supply	1
3. System configuration 4. PC-1600 block diagram 5. Memory mapping	
4. PC-1600 block diagram	
5. Memory mapping	
7. System operation	
8. Service precations	
9. LSI pin descriptions	
10. Connection locations and interface signal identification	
11. Circuit diagram and P.W.B parts & signal position	
12. Parts list and parts gued	
* CE-1600P	
* CE-1600F	
* CE-1600M	
* CE-1600L	
* CE-1601L	
* CE-1602L	
* CE-1603L	
* CE-1604L	

# 1. Scope

The PC-1600 has been designed with the following versatile features:

- 1. The most of PC-1500 BASIC software and the PC-1500 hardware options are compatible with the PC-1600.
- Advanced technology gives the PC-1600 new features not available on the PC-1500.

# 1-1. Compatibility with the PC-1500 BASIC simulation mode

For compatibility with succeeding models, most of software created in BASIC for the PC-1500 can also run on the PC-1600.

- (a) For display in the simulation mode, a single line on the bottom of the display rows is subject for execution.
- (b) In the simulation mode, the same character codes of the PC-1500 are used.
- (c) The PC-1600 must work with a variety of PC-1500 software programs that include an option controlling system, and the PC-1600 system bus signals are upper grade compatible with the PC-1500 system bus. (Consideration is given for the use of the CE-150, 158, and 162E.)
- (d) The slot signals are also upper grade compatible; this allows the use of the PC-1500 memory module on the PC-1600.


(Memory modules usable: CE-151, 155, 159, and 161.) The CE-150 does not meet the upper grade compatibility test for software that uses the REM-1 because of a functional restriction on the PC-1600 optional printer CE-1600P, since the CE-150 has two data recorder remote control terminals (REM-0 and REM-1).

# 1-2. Implementation of functions that were not feasible with the PC-1500

- (a) Adoption of a 26-digit by 4-line alphanumeric LCD unit.
- (b) Operation speed of the PC-1600 is approx. 2,5 times faster than that of the PC-1500 as a result of using the general purpose microprocessor (Z-80) as the main CPU.
- (c) Increased expansion module slot (two slots).
- (d) Increased user memory area (11,834 Bytes user area out of 16KB basic RAM area).
- (e) Implementation of the EIA, conforming to the internal RS-232C interface for communication.
- (f) Implementation of the system wake-up (modem phone and timer started) and alarm functions.
- (g) Adoption of the analog input, bar code reader input, and external keyboard input interface.
- (h) Use of the internal optical fiber (SIO) interface.

# 2. Specifications

Model name: PC-1600




- (1) Alphabetic keys
- (2) Small key
- (3) Shift key
- (4) Function keys
- (5) On and Off key
- (6) Clear key
- (7) Mode key
- (8) Numeric and Arithmetic Operation keys
- (9) Enter key

Display unit:

FEM-LCD (LF-7204E)

Graphic display: 156 x 32 dots, 16 symbols Character display: 26 digits x 4 lines



Note 1 unit: mm

Calculation capacity:

10 digits (mantissa) + 2 digits (index)

• Calculation method:

Formula based (with priority discrimination feature)

• Programming language:

BASIC (PC-1500 upper grade compatible)

• Internal system configuration:

Main CPU:

- SC7852 (CMOS, Z-80 compatible, 3.58MHz basic clock)
- LH5803 (CMOS, 8-bit microprocessor, 2.6MHz basic clock)

Sub CPU:

LU57813P (CMOS, 4-bit microprocessor, 307,2KHz basic clock)

ROM:

- 96KB (BASIC interpreter) (80KB for the Z-80 and 16KB for the LH-5803)
- RAM:
- 16KB (user area: 11,834 bytes), incremental up to 80KB.
- Basic calculation functions:

Basic calculation:

Four rules of math.

Scientific calculation:

Trigonometric function, inverse trigonometric function, logarithm, exponential, angular conversion, power raising, square root, integral, absolute value, signum, circle ratio.

Edit functions:

Horizontal cursor movement control (▶, ◀, CTRL + character key)

Insertion (INS), deletion (DEL, CTRL + character key) Line up and down  $(\downarrow, \uparrow)$ 

# Fig. 1

Interrupts:

Timer interrupt, RS-232C interface interrupt, analog input interrupt, function key interrupt

Interfaces:

RS-232C interface, optical SIO interface, analog signal input interface

Other functions:

Weak battery detection, timer function, automatic power-on (by the internal timer), power-on from the telephone line (to the RS-232C interface via the modem phone), automatic power-off

Memory protection:

Battery backup (program, data and reserve memory contents are saved upon power-off, and the backup battery of the AC adaptor in use)

Operating temperature:

0° to 40°C

• Power supply 6V ... (DC):

SUM-3 x 4 (AA) (x4)

AC adaptor option (EA-160) (accessory of the CE-1600P optional printer)

Battery power retention time (AA):

About 25 hours with SUM-3 in use; 10 minutes of operation or program execution and 50 minutes of data on display per hour under the operating temperature of 20°C

- It may vary depending on the kind of battery and use.
- Power consumption:

0,48W

Physical dimensions:


195mm (W) x 86mm (D) x 25,5mm (H)

Weight:

375g (including batteries)


Accessories:
 Soft case, template (x 1), SUM-3 batteries (AA) (x 4), instruction manual, BASIC language manual, name


# 3. System configuration



NOTE: The PC-1600 option (CE-1600P) cannot be used in conjunction with the PC-1500 option (CE-150, CE-158, CE-162).

# 4. PC-1600 block diagram





Main CPU internal block diagram

Fig. 2

# 4-1. Relation of the main CPU-1 to the main CPU-2

Since two CPUs are linked together, the bus line of one CPU is on the sytem bus; the other CPU bus is kept in the floating state.

Shown in the following table are the bus signals of the two CPUs in connection.

SC7852 signal name	Z-80 signal name	LH-5803 signal name
A15 ~ A0	A15 ~ A0	A15 ~ A0
DB7 ~ DB0	D7 ~ D0	D7 ~ D0
MREQ	Opposite polarity of MREQ	MEO
IORQ	Opposite polarity of IORQ	ME1
RD	RD	OD*
WR	WR	R/W

<sup>\*</sup> The OD output of the LH-5803 is connected to  $\overline{\text{RD}}$  of the SC7852 via the gate array (LR38041).

The operating CPU is indicated by the ELH signal.

ELH = Low: LH-5803 ELH = High: Z-80




Fig. 3

The following takes place when a reset is applied to the SC7852 ( $\overline{RSTIN}$  = Low).

- ① ELH goes to high to indicate that the Z-80 is in operation. At the same time, a reset is applied to the LH-5803. This allows the Z-80 to operate after the completion of the reset.
- With the following instruction, the Z-80 hands down the control to the LH-5803. OUT(38H), A ···· A is don't care.

# HALT

After the execution of the above instruction, the Z-80 bus is set in the floating state. At the same time,  $\overline{\text{ELH}}$  goes to low along with RSTO, and the reset is cleared to the LH-5803 to start its operation.

With the following instruction, the LH-5803 hands down the control to the Z-80.

### STA #A038H

A wait is applied to the LH-5803 (LHWAIT=High) to stop the operation of the LH-5803. When  $\overline{\text{ELH}}$  goes to high, the LH-5803 bus is set in the floating state. With this, the Z-80 starts to operate.

In order that the Z-80 may hand down the control to the LH-5803, the Z-80 stops after the operation as in step 2 and the Z-80 bus is set in the floating state. Then, ELH goes to a low level so that the LH-5803 bus is activated. LHWAIT now goes to low which causes the LH-5803 to operate.

### 4-2. Sub CPU role

The sub CPU has the following roles.

- (1) Main power-on and main power-off
- When the system-off command is received from the main CPU, the system is turned off.
- ② The system is turned on when the system is switched on by the ON key.
- (2) Real timer
- Similar to the PC-1500; month, day, hours, minutes, and seconds are controlled by the PC-1600, though a leap year is not issued.
- ② A single wake-up timer and two alarm timers (incremented at every 0.5 second) are controlled.

### (3) Weak battery detection

A weak battery condition is monitored by the A/D converter function held by the sub CPU.

- ① The level of the PC-1600 main power supply is checked.
- ② Also, the level of the power supply to the PC-1600 option is checked.

When it drops below the given level, the symbol BATT is activated on the LCD. When the hardware-monitored weak battery signal is turned to high, the system is then turned off.

#### (4) Analog input

The level of the input signal received through the PC-1600 analog input jack is A/D converted and returned to the main CPU.

Also, an external keyboard input through the same jack may be read and returned to the main CPU.

#### (5) Click sound

A click sound feature is supported by the PC-1600. When a keyboard entry is sensed in the click generate mode, the command is issued from the main CPU to generate a click sound.

#### (6) Reset signal

Two reset signal input lines are supported. When a signal is received on either line, a reset is applied to the system for the prescribed time (30 milliseconds).

- ① RESET switch on the back of the PC-1600
- ② RESET switch on the back of the CE-1600P
- (7) System-on function with the CI signal of the RS-232C interface (checked at every 0.5 second)
- (8) Timer signal output (1/64 sec.)



# 4-3. Sub CPU operation (Interfacing with the main CPU)






Fig. 4

Signals interfaced with the main CPU are KI, Z10, Z9, R13 $\sim$ R00, and R33 $\sim$ R20.



The following shows signal timings.



 Before the Z-80 CPU sends a command to the sub CPU, the sub CPU is asked if it is ready to receive the command. If it is not, the Z-80 waits until the sub CPU becomes ready.

The Z-80 assumes the sub CPU to be ready if the BUSY input of the UART is high.

- ② Next, 8-bit command data are sent to the sub CPU. The Z-80 sends the data on the DATA1~DATA8 port of the UART, which are received by the sub CPU through R13~R00. Unless ACK is returned within one second, the Z-80 proceeds to the next processing.
- 3 The Z-80 sends a pulse signal on DSTB of the UART in order to inform the sub CPU a command request, which the sub CPU receives of through the KI line. With the KI line of the sub CPU high, an interrupt is sent to the sub CPU, and the command is processed in the interrupt service routine.
- ④ One of the following requests may be made depending on the command issued from the Z-80.
  - (i) A request for return data
  - (ii) A request not to return data

The sub CPU then interprets the above to proceed to the next step.

- (i) A pulse signal is sent on Z9 after sending the return data on R33~R20, to indicate completion of the command execution.
- (ii) A pulse signal is sent on Z9 to indicate receipt of the command.

In either case, the Z-80 waits for a high pulse signal state on Z9.

The high state received on Z9 is then input to the ACK line of the UART and latched internally. The Z-80 checks the latch if it is okay.

(5) When the Z-80 accesses 33H of I/O to request the return data, it forces IORP to low so that the LR38041 gate array internal buffer is opened to send the return data (R33~R20) on the Z-80 bus D7~D0,

# 5. Memory mapping

# 5-1. Memory map as seen from the Z-80 (SC7852)

0000H								
	PC-1600	A tro wing Elija	herewal Ag					
	ROM (CS001)		2940					
4000H	PC-1600	Slot 2	lungis sid? Porregnos	PC-1600 ROM	CE-1600P ROM	CE-1600P ROM	ins osla :	
	ROM (CS001)	S2 (C)	IMAR	(CS24)	(Printer)	(Floppy disk) Cassette	d belovies si tenga di	
8000Н	Slot 1 S1	Slot 1 S1	Slot 2 S2	Slot 2 S2	osnec) folk	bas sud rei (cis	PC-1600	picitow wate
000011	(A)	(B)	(C)	(D)	(CS24)	eamo decola	ROM (CS123)	a truss lac
С000Н	PC-1600							
FFFFH	(RAM3)							
	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7

The memory space directly accessible by the Z-80 is 64KB, however, the memory space is expanded to 320KB for the PC-1600 by means of bank selection. Bank selection is done according to the contents of the Z-80 I/F address 31H.

When the Z-80 accesses a space in  $000H\sim3FFFH$ , bank 0 or bank 1 is selected depending on the status in bit 0 (b0) of the I/O address 31H.

If b0 = 0, bank  $0 \rightarrow PVOUT: 0$ 

If b0 = 1, bank  $1 \rightarrow PVOUT: 1$ 

PVOUT (SC7852 output) is used to represent the chosen bank (0 or 1). PVOUT is 0 when bank 0 is selected. It is 1 when bank 1 is selected.

Similarly, when the Z-80 accesses a space in 4000H  $\sim$  7FFFH, bank 0  $\sim$  bank 7 is selected depending on the status in the bits, b3  $\sim$  b1. PVOUT, PU, and PT are used to represent bank 0 thru bank 7.

The PVOUT, PU, and PT conform to the I/O address 31H and the space accessed by the Z-80.

It is possible to sense the status of the I/O address 31H.

Table-2

Bank No.	Z-80 accessing space	Status in the I/O address 31H				РТ	PU	PV OUT					
0	0000H~3FFFH	b7	b6 *	b5 *	b4 *	ь3 •	b2 *	b1	ь0 •	A S		0	
1	<b>†</b>	*	*	*	*	*	*	*	1	•	*	1	
0	4000H~7FFFH	*	*	*	*	0	0	0	٠	0	0	0	
1	<b>†</b>	*	*	*	*	0	0	1	*	0	0	1	
2	1	*	*	*	*	0	1	0	*	0	1	0	
3	†		*	*	٠	0	1	1	*	0	1	1	
С	1					1	0	0	*	1	0	0	
5	1			*	٠	1	0	1	٠	1,	0	1	
6	1		*	*	*	1	1	0	٠	1	1	0	
7	<b>†</b>					1	1	1		1	1	1	
0	8000H~BFFFH	٠	0	0	0	*	*	٠	٠	0	0	0	
1	1	٠	0	0	1		٠	*	٠	0	0	1	
2	1	•	0	1	0	•	٠	٠	*	0	1	0	
3	1	•	0	1	1		*	٠		0	1	1	
С	1	*	1	0	0	*	*	٠	•	1	0	0	
5	†	•	1	0	1	٠	*	*	*	1	0	1	
6	1	•	1	1	0	*	*	*	*	1	1	0	
7	1	*	1	1	1	٠	*	*	*	1	1	0	
0	C000H~FFFFH	0	*	*	*			*	*	*		0	
1	<b>†</b>	1		*	*	*		*	*			1	

\*: DON'T CARE

# 5-2. Chip select signal

### (1) CS001

This signal must be low to access the memory space in  $0000H\sim7FFFH$  of bank 0. The signal is also an input to the  $\overline{CS}$  line of the ROM.

### (2) CS123

This signal must be low to access the memory space of  $8000H\sim BFFFH$  of bank 6. The remaining 16KB area of the second half is for the LH-5803 control ROM. This signal is also an input to the  $\overline{CS}$  line of the ROM.

The ROM (64KB) selected by  $\overline{\text{CS001}}$  or  $\overline{\text{CS123}}$  is cleared when a high signal is given to the INH line which is connected to the system bus and slot (pulled down to low within the main unit).

## (3) CS24

This signal must be low to access any one of the 16KB spaces.

- (a) For accessing of bank 3 of the memory space in 4000H ~ 7FFFH.
  - CS24 is an input to the CS line of 256K bits ROM.
  - A15 is connected to OE of the ROM.
  - This 16KB space is further banked by another port signal to compose a 32KB area.

#### (4) RAM3

This signal must be high to access the memory space in C000H~FFFFH of bank 0. This signal is connected to CE2 of the two 8KB RAMs. A13 is used to determine which RAM is to be selected.

8KB RAM CET input	Memory space chosen
A13	C000H~DFFFH
A13A (inverted A13 gate array output)	E000H~FFFFH

### (5) RAM2

Memory select signal for the memory slot 1 (S1). This signal must be low to access the memory space in 8000H~BFFFH of either bank 0 or bank 1.

1.


### (6) RAM1

Memory select signal for the memory slot 2 (S2). This signal must be low to access the memory space in 8000H~BFFFH of either bank 2 or bank 3. It is possible by means of software to copy 16KB of memory space in 8000H~BFFFH onto 16KB of memory space in 4000H~7FFFH of bank 1. (This

area is reserved for the application module which is

expected to be made availabel soon.)

# 5-3. Memory map as seen from the LH-5803



- (1) The memory space in 0000H~3FFFH is the same as the memory space in 8000H~BFFFH of the Z-80. The method of accessing is also the same.
- (2) The memory space in 8000H~FFFFH is the same as that in the PC-1500. The PV signal of the LH-5803 is used to select the bank for 8000H~BFFFH. (The PV signal of the LH-5803 is directly sent by PVOUT of the SC7852.)

# 5-4. I/O mapping

The I/O space of the Z-80 consists of 256 bytes in 00H $\sim$  FFH.

00H 0FH	Use prohibited.
10H 1FH	Port corresponding to LH-5810 (LH-5811) contained in the SC7852 (not synchronized with $\phi$ OS).
20H 27H	TC8576F UART selection
28H 2FH	S2 (slot 2)
30H 3FH	SC7852 internal LSI control register port
40H 4FH	System reserve
50H	HD61202 (IC2), (IC3)
58H	HD61202 (IC3)
5BH	HD61202 (IC2)
`	System reserve
60H 6FH	S2 (slot 2)
. 100.023	200 and the same of the same of the
78H 7FH	CE-1600F
80H 83H	CE-1600P
84H	
Divisi	
F8H	

Z-80 I/O LH-5803 address address		Read	Write
30H	#A030H	IOR MOD	IOW MOD
31H	#A031H	IOR MAP	IOW MAP
32H	#A032H	IOR INT	IOW PRI
33H	#A033H	IOR P	IOW CDF
34H	#A034H	IOR LHMSK	IOW LHMSK
35H	#A035H	IOR ZMSK	IOW ZMSK
36H	#A036H	IOR ADRS	IOW CL1
37H	#A037H	IOR KB	IOW CGC CGC register write
38H	#A038H		IOW STP
39H	#A039H		IOW VCT
ЗАН	#A03AH		IOW KA Not used
ЗВН	#A03BH		IOW KS Not used
3CH	#A03CH		IOW SLT
3DH	#A03DH		IOW C/D
3EH	#A03EH		
3FH	#A03FH		

# NOTES:

# (Rreg): Indicates the contents of the memory (ME1

accessed) which are implied by the LH-5803

CPU internal register (R register).

: Vacancy in the Z-80 I/O map which is not used

at present.



# 6. Power supply

# 6-1. Kinds of power supplies

Power supply	Voltage range	Description
VGG 4.0 ~ 4.7		<ul> <li>Logic driving power which is on while the system is not operating. Power is supplied to the chips that need protec- tion.</li> </ul>
		(1) RAM16KB Memory protection
		(2) LU57813P Real-time timer and wake-up timer protection
		(3) HD61102
		Display data protection which is
		required to activate the display at power-on after auto power-off.
		(4) LR38041
		To maintain the signal level of such as
	110	the memory select signal at a non-
	GENERAL	active level.
vcc	4.0 ~ 4.7V	<ul> <li>Logic driving power which is shut off when the system is turned off. Power is supplied to the chips that do not need protection when the system is off.</li> </ul>
	109.2065	(1) ROM 256Kbit
	000 WOF.	(2) CPU SC7852, LH5803
		(3) HD61203(S) LCD common driver chip
59-3	1 450 040 1	(4) TC8576F UART LSI
VEE	Approx. -8.5V	<ul> <li>For creation of a low voltage to the LCD drive voltage and the RS-232C interface signals.</li> </ul>
VDD	Approx 6.0V	<ul> <li>For creation of a high voltage to the RS-232C interface signals. This voltage, however, is supplied when PRIME is at a high level (RS-232C is chosen) and shut off when PRIME is a low level.</li> </ul>

# 6-2. Power generation method

The following power supply sources are used to generate the above power requirements.

- (1) Internal dry battery cells (x 4)
- (2) Through the AC adaptor
- (3) Supplied through the V<sub>BAT</sub> of the system bus A high voltage supply level is used by the PC-1600.
  - (i) VGG

A voltage of about 4.7V is normally supplied from the above source. The voltage drops when the level of power supply decreases.

(ii) VCC

VGG is supplied through this line, when BFO is at a low level or ACL is at a high level.
VCC is not supplied when the system is off.

(iii) VEE

VEE is supplied when the system is turned on.

(iv) VDD

VDD is supplied when the PRIME output is at a high level with the system on.

# 6-3. System-on/system-off

The on/off state of the system is controlled by the LU 57813P. The on/off state of the system is seen on the BFO output. When BFO is low, the system is on and VCC and VEE are available. When the system is off, no power is supplied except VGG.

(1) System-off to system-on

There are five ways.

- (i) Use of the BREAK/ON key
- (ii) By means of the wake-up function Possible to disable with mask
- (iii) By means of the RS-232C interfacing CI signal
- (iv) Use of the ALL RESET switch (ACL signal) located on the back of the PC-1600
- (v) By means of the reset input from the CE-1600P Normally, the system is turned off with (i).
- (2) System-on to system-off

There are two ways.

- (i) By means of the Z-80 command
- (ii) By means of the weak battery detect signal (Q3)

# 7. System operation

### 7-1. System-off operation

LSIs operated by VGG, except for the LU57813P, are assigned to protect their contents.


For the LU57813P, the real timer needs to be revised when the system is off. So, an interrupt is sent to the LU57813P by the internal timer every 0.5 second to revise the real timer. When seconds are carried to a minute, the time is verified with the wake-up timer and the alarm time. Therefore, a system clock (153.6KHz or 307.2KHz) is issued on FOUT of the LU57813P every 0.5 second.

The system starts to rise when Q1 of the CI connected subcontroller remains high for more than the predetermined time; the system wake-up is also possible by the CI input of the RS-232C interface which is input at 0.5 second intervals,

But, if the system is forced off because of a weak battery condition (Q3 input at high), the 0.5 second interval timer interrupt is not activated even if the weak battery condition is cleared.

	System-off (down) in the Q3 state	Normal system-off
1	The real-time timer is not revised.	A timer interrupt is issued every 0.5 second to revise the real-time timer.
2	FOUT is not issued.	FOUT is issued every 0.5 second.
3	The system can be turned on by one of the following operations after clearing the weak battery condition.  1) Depression of the BREAK/ON key  2) Depression of the ALL RESET switch located on the back of the PC-1600	The system can be turned on by one of the following operations.  ① Depression of the BREAK/ON key ② Depression of the ALL RESET SWITCH located on the back of the PC-1600 ③ Depression of the RESET switch located on the back of the CE-1600P ④ When the wake-up time meets the real time as programmed by the WAKE\$(0) statement ⑤ When the RS-232C interface CI input is set high by the WAKE\$(1) statement

The figure below shows the timings when the system turns off.




- When the subcontroller receives the system-off command from the main CPU, it confirms that both Q0 and KH are at a low level. Then, P2 and SLCT are forced to low to disable the memory selection. If KH is at high, the control proceeds to the system in sequence.
- Then, P3 and BFO are set to high to turn off the system power supply. With this, all inputs and outputs of the SC7852 and LH-5803 are turned to a low or high impedance.
- The subcontroller goes into the standby mode, but the real-timer issues a timer interrupt ever 0.5 second. second.
  - (a) If the wake-up timer has been set, the time on the real-timer is checked for whether it coincides

- with the wakeup time. If it coincides, the system is turned on.
- (b) If the wake-up timer is set to turn on the system with the RS-232C interface CI input, the system is turned on with the input of the CI signal as it has been monitored.

If the weak battery signal Q3 goes high when the system is off, the system down is established.

# 7-2. System-on operation

The figure below shows the timing sequence when the system is turned on by the BREAK/ON key.



- When the BREAK/ON key is pushed while the system is off, the ON input of the LR38041 converts to low. As Z13 is low, KH goes high.
- When KH goes high, the subcontroller starts to operate assuming the start of the system. First, P3 is set low, P2 low, P1 high, and P0 low. Now, VCC is activated because P3 and BFO are low, and the system reset is applied with low P0 and RSTIN states. The memory and I/O selections are prohibited in low P2 and SLCT states.
- 3 Low P0 and RSTIN states are issued for 30 milliseconds.
- The Z15 peripheral reset output is issued for 1 millisecond to reset peripherals.
- First, P2 and SLCT are set to high to select memory and I/O, then the system reset is cleared.
- ⑥ In order to supply stable clocking to the Z-80, it takes about 0.3 millisecond before supplying the system clock.


- After the system reset has been cleared, the Z-80 starts operation within 10 microseconds and the Z-80 begins to read the contents of the address 0000H. (MREQ issued)
- Now, the Z-80 starts to supply clock pulse to the HD61203 LCD driver (217KHz on the CK0) to activate the LCD.
  - The LCD voltage VEE is activated at the same time the system is turned on.
  - Supply voltage VDD on the RS-232C high level side will be issued only when PRIM is at a high state.
     But, VDD is not supplied during power-on because PRIM is at a low level then.
  - A high ELH state indicates that the Z-80 is started at the time of system reset. The LH-5803 stays reset (RST0=High).

# 7-3. Reset operation

# 7-3-1. Reset by the ALL RESET switch on the back of the PC-1600

When the ALL RESET switch is pressed, it causes the subcontroller input ACL to go high. With this, the subcontroller takes the following action by means of the hardware.

(1) All input and output lines, including P3  $\sim$  P0, are set in the input mode.



Regardless whether the system is turned on or off, P3~P0 are set in the input mode and are kept in the floating condition while the reset is applied to the subcontroller.

P3 is pulled up with the resistor.

P2 is pulled down with the resistor.

P1 is pulled up with the resistor.

PO is pulled down with the resistor.

While P2~P0 are pulled down towards the non-active direction, P3 is pulled up towards the system-off. So, the system's power supply is turned off in those states. However, the power is supplied to the system while the RESET switch is in depression.

# 7-3-2. Reset by the RESET switch on the back of the CE-1600P

When the RESET switch on the back of the CE-1600P is pressed, KL and Z15 of the subcontroller go high. When

this pulse width continues for more than 300 microseconds, the subcontroller proceeds in the same way as the system power-on procedure so that a reset is applied to the system.

### 7-3-3, Difference from ALL RESET

The subcontroller interrogates the state of the BREAK/ON key at 7-3-1 and 7-3-2 above in the following manner.

- (1) If the BREAK/ON key is depressed, the all reset is assumed and all internals are intialized.
- (2) If the BREAK/ON key is not depressed, the reset is assumed — the procedure to turn the system on from the system-off state. The internals are not initialized in this case.


It is possible to return reset from all reset by a request from the main CPU, the Z-80 asks the subcontroller for the cause when the reset is applied. Processing differs depending on the cause.

In the case of all reset ... Clears all memory contents. In the case of reset ... Retains all memory contents.

# 7-4, LCD block

#### 7-4-1. General

The LCD is 1/64 duty and consists of  $156 \times 32$  dots and has 16 symbols.



The 32 vertical dots comprise the following:

- X1~X32 of the IC2 LCD driver outputs take care of 64 dots from the left.
- (2) X1 $\sim$ X32 of the IC3 LCD driver outputs take care of 65 $\sim$ 128 dots.
- (3) X33~X64 of the IC2 LCD driver outputs take care of 129~156 dots in conjunction with Y1~Y28.
- (4) X49~X64 take care of 16 symbol dots in conjunction with IC3 Y64.

### 7-4-2. Operation

(1) The LCD driving basic clock (217KHz) supplied from CK0 of the SC7852 is connected to the LCD common driver. Without this signal, the LCD will burn out when a DC voltage is applied to the LCD.

This signal is issued only during the system-on time which appears immediately after the clearing of the reset. As it is in a low state during the reset, a DC voltage is added to the LCD during that period.

(2) The HD61202 LCD driver is for the 6800 series; the timing clock E required for this interface is sent from the SC7852.


The clock E goes high when the Z-80 accesses  $40H^{\sim}$  5FH of I/O. (It has a half clock delay against IORQ and its pulse width is 540 nanoseconds.)

But, the HD61102 will not be selected unless all three chip select lines ( $\overline{CS1}$ ,  $\overline{CS2}$ , CS3) are enabled. Two HD61102s have the following address inputs as shown in the next table.

Do the that he	HD61102 (IC2)	HD61102 (IC3)
CS1	A2	А3
CS2	A5	A5
CS3	woled A4 is alway	o entrino A4
Selected I/O space	50H ~ 53H	50H ~ 53H
	58H ~ 5BH	54H ~ 57H

(3) For the LCD drive voltage, VCC-VEE are divided by a resistor to obtain the LCD drive voltages, V1~V6 and VEE.

VEE is derived from the power supply hybrid IC 50347C.



### 7-5, Keyboard block

# 7-5-1. Key scan timings

Keyboard key scan is done by a Z-80 interrupt with a 1/64 second timer interrupt (subcontroller output  $\overline{\text{INT4}}$ ).

# 7-5-2, Method of scanning

Nine key strobe signals are obtained through PA7~PA0 and PB6 of the SC7852 I/O port.

Key scan is done in the following ways:

- Only the strobe signal of the Y row to be scanned is set low with other strobe signals set for the input mode.
- To scan another strobe row after the current strobing row, a high signal is issued to that strobing row first,

then set in the input mode. So, a low signal is issued to PA7  $\sim$  PA0 and PB6 at every 1/64 second to discriminate a key depression. In this instance, a low signal is sent to all strobe lines to sense a key depression. When a key depression is sensed, that particular key is distinguished after sending a strobe to each line.

As the key input appears on KIN7~KIN0 of the SC7852, a row of the keys in a low state is judged to be the row at which the key entry occurred. Since input not having a key entry is internally pulled up in the LSI, it is in a high level.

### 7-6. Buzzer block

#### 7-6-1. General

These two lines activate the buzzer.

- PC6 output of the SC7852
- Subcontroller F output

### 7-6-2. Description

As the buzzer is sandwiched between two lines, oscillation from either line causes the buzzer to activate. Consumption current is 3 mA, maximum.

(Conditions: input voltage = 4.5Vp-p square wave, input frequency = 4.1KHz)



#### (1) PC6

The following three signal sources are connected to this line.

- ① PB2 ..... Cassette playback signal
- ② PC7 ..... Cassette recording signal and beep by a BEEP statement
- 3 SD0 ..... Recording signal by the CE-150 or CE-

But, when the beep is turned off, sound is not generated no matter what the above signals may be. The above three signal lines are normally high.

### (2) F

The following three signal sources are connected to this line.

- 4 Click .... In the click mode, a click is generated each time a key is pushed.
- Sound generated upon wake-up.
  - ® Sound generated before issuing an alarm message. Normally, these three lines are low.


### 7-7. RS-232C interface and SIO interface

The following serial interfaces are provided for the PC-1600

- (1) RS-232C interface (COM1:)
- (2) SIO interface (COM2:)


It incorporates the UART TC8576T as the hardware.

While the PC-1600 has two interfaces with single supported channel, only one interface can be active at one time. The OPEN or SETDEV statement is used to selectively activate the channel and the PRIME signal is used to activate the hardware.



At the same time the RS-232C interface is selected with a high PRIME state, VDD is supplied from the high side of the RS-232C interface.

The SIO interface is selected with a low PRIME state and VDD is turned off. During the system on and reset, PRIME is at low.




- When PRIME is at a low state, the RS-232C interface outputs either in a high impedance or a low state (nonactive).
- When PRIME is at a low state, the SIO interface I/O signals, SDF and RDF, are in an opposite polarity with the UART input/output signals, TXD and RXD. The start bit is high and the stop bit is low. So, both are in a low state when no data are sent or received (UART TXD and RXD are at a high level).
- When PRIME is at a high state, both SDF and RDF are at a low level and non-active (stop bit).
- When PRIME is at a high state, TXD and RXD of the RS-232C interface are opposite in their polarity as are those of TXD and RXD of the UART.
- When PRIME goes high, VDD is activated (RS-232C interface high side voltage).
- ® The RS-232C interface input/output signals—CTS, DSR, CD, and CI—are input to the UART (opposite polarity), regardless of the state of PRIME (high or low).


#### 7-7-1, RS-232C interface signal

Although signals of this interface conform to the EIA standards, they are used for controls that differ in some ways from the RS-232C interface in general.


(1) Input signals are received by the transistor and are output through the open collector and pulled up to VCC using a resistor, as shown in the hybrid IC BX7269W. A diode is inserted across the base and emitter of the input which will bring the signal below the GND level (stop bit, etc.) and make it assume to be at the GND level. Therefore, the input signal is converted in the hybrid IC to be handled as a logic signal.




(2) On the other hand, the output signal is output through the circuit shown below (hybrid IC).




While the input level is CMOS compatible (0 $\sim$ 4.7V), the output is converted to the VDD $\sim$ VEE level. The figure below illustrates this.





① When the input (a) is low (GND), the level (b) is below GND and is assumed by the MN4584 to be at a low level.

The MN4584 IC is a Schmitt inverter to which VDD and VEE is supplied. This IC has a hysteresis against input.



In order to change from high to low, the input must be above VTHH. On the other hand, for the output to turn from low to high, the input must be below VTHL. For the PC-1600, three resistors (R1, R2, R3) are chosen to for maintain (b) level is in between VTHH and VTHL under the normal state.

- When the input (a) changes from low to high, the signal (b) is sent to the VDD side as a pulse above VTHH by means of the capacitor C1 between VTHH and GND as a normal level. As a result, the signal (c) changes from high to low.
- ③ On the other hand, when input (a) changes from high to low, the signal (b) is sent to the VEE side as a pulse

above VTHL by means of the capacitor C1 between VTHL and GND. As a result, the signal (c) changes from low to high.

A signal transition is latched on the output side using the pulse by means of the capacitor and characteristics of the Schmitt IC for conversion of a logic signal into the RS-232C interface signal.

The role of the R4 output is to prevent the possible destruction of the IC4584 which may occur by an accidental short in connection with the RS-232C interface or the connection of outputs together.

The capacitor C2 is for increasing speed for conveying a change in the MN4584.

# 8. Service precautions

Before servicing of the PC-1600, it is mandatory that you release static power in your body by using the earth band. (When removing the key PWB from the top cabinet, it is

recommended that you secure the keytops and display filter using cellopane tape.)

In order to open the cabinet, remove the RS-232C interface connector cover, system bus connector cover, expansion slot covers (1, 2), battery cover, batteries, and the expansion module.

Remove the five screws (see figure) and slowly lift the bottom cabinet with care so that you do not damage the chips installed on the FPC PWB.




Fig. 8-1

Now, you will see the signal levels. To get power by using the AC adaptor or battery cells, connect the oscilloscope probe to the negative side of the battery.




Fig. 8-2

### 8-1, Replacing the FPC PWB

 With the connector PWB secured on the bottom cabinet, pry the holder (A) at (A) using a flat tip screwdriver. Next, remove the holder (B).




Fig. 8-3

PC-1600

Remove the eleven screws (see figure) and remove the key PWB (with the FPC PWB) from the top cabinet.





Fig. 8-4

NOTE: Do not drop the rubber connector and rubber spring sheet that are used to hold the soft key. If the electrically conductive part of the rubber connector were to be contaminated, it could be a cause of a failure after the assembly of the unit.

Generally, the FPC PWB should not be used again once removed from the key PWB because the soldered pattern might separate from the board.

Since the key PWB is bonded to the FPC PWB, to remove, hold the shadowed portion at (A) with a double tack tape and warm the area with a hair dryer; then separate this portion from the solder using a soldering pencil,







Fig. 8-5

NOTE: This job is required for the reuse of the key PWB.


- 4. How to solder the FPC PWB with the key PWB
- (1) Apply a thin layer of solder over the soldered portion of the FPC PWB.
- (2) Cut away 1.5 to 2.0 millimeters of the tip of the FPC PWB using a knife or scissors, in order to check whether the solder melted at the exposed portion (B) of the key PWB will function when heating at (4).
- (3) Remove the backing paper of the double tack tape bonded on the back of the FPC and temporarily fit the FPC PWB to the key PWB.
- (4) Using a soldering pencil heated to 260° ± 5°C and a pair of tweezers, hold the FPC with the tweezers because the FPC may separate when heated from above. After removing the pencil, hold the FPC with the tweezers for five seconds more.



# 8-2. Removing and installing the LSI and chip components on the FPC PWB

(When a defective component is known without separating the FPC PWB from the key PWB)


- (1) Removing the LSI
- a. Connect the LSI soldering tip to the soldering pencil (see figure), set the surface temperature of the tool to  $260^{\circ}\pm5^{\circ}$ C, and secure it on the vise installed on the workbench.




If it is heated above the given temperature, it might separate the circuit pattern or the FPC PWB itself.

The soldering pencil is held up to prevent solder, flux, and gas from invading the back of the key PWB, where the key contact pattern, the LCD rubber connector, is mounted.

 Evenly apply a proper amount of flux over the leads of the LSI, and fill up the back side of the chip with solder.



- c. Lift the PWB with your hand and carefully mount it over the leads of the LSI. When the solder on the leads melts after five to six seconds, remove the LSI from the PWB using a tweezers (or a small flat tip screwdriver).
- d. Clean away solder fragments remaining on the pattern side of the LSI using a solder wick. Then, evenly apply a thin layer of solder over the surface.
- e. Apply a small amount of solder to the leads of the new LSI, and solder the leads with care. Press the mold of the LSI with your finger tip while soldering the leads.
- (2) How to remove and install the chip component
- Melt both sides of the chip component using two soldering pencils at the same time. Remove the component quickly.




- b. After the removal of the chip component, clean the pattern with a solder wick.
- c. Solder one side of the new chip component. Let it cool for ten seconds; then solder the other side.




# 8-3, List of tools

No.	Parts name	Parts code	Price rank	Use
1	Soldering pencil (FP)	OCH-MACH-FP1V	BR	100~120V
16.3 79.4		(OCH-MACH-FP2V	BS	200~240V
2	Solder thermometer	U K O G E O O 2 4 C S Z Z	ktes g <b>*</b> ≢iebto≱	For measurement of solder tip temperature
3	Solder wick	U K O G - 0 1 2 7 C S Z Z	AT	For absorption of solder
4	Solder tip holder	OCH-FPTiPHOLD	AC	FP solder tip holder
5	Solder tip	0 C H i C T i P - 1 0 0 2	ВВ	For chip replacement
6	Solder tip	0 C H i C T i P - 1 0 0 3	ВВ	For chip replacement
7	Solder tip	0 C H i C T i P - 1 0 0 4	ВВ	For chip replacement
8	Solder tip	0 C H i C T i P - 1 0 0 5	ВВ	For chip replacement
9	Solder tip	0 C H i C T i P - 1 0 0 6	ВВ	For chip replacement
10	Solder tip	0 C H i C T i P - 1 0 1 0	ВВ	For chip replacement
11	Solder tip	0 C H i C T i P - 1 0 1 1	ВВ	For chip relacement
12	Solder tip	0 C H i C T i P - 1 0 1 2	ВВ	For chip replacement
13	Solder tip	0 C H i C T i P - 1 0 1 3	ВВ	For chip replacement
14	Solder tip	0 C H i C T i P - 1 0 1 4	ВВ	For chip replacement
15	Solder tip	0 C H i C T i P - 1 0 2 0	AX	For chip replacement






No. 10~14 (Mini-flat package IC type)



No. 15 (Special type)



	Size of chip								
No.	Α	В	С	D					
5	12.5	9.5	12.5	9.5					
6	15.5	12.5	15.5	12.5					
7	16.3	13.3	16.3	13.0					
8	17.0	14.0	17.0	14.0					
9	23.0	20.0	17.0	14.0					
10	6.0	5.0	202	_					
11	6.0	10.0	-	_					
12	7.0	12.5	i	-					
13	9.0	15.2	sve <u>n</u> m	14 <b>-</b> 20					
14	9.0	18.0	1 2 <u>0</u> 810	26 <u>2</u> 650					

# 8-4. Measuring power consumption

Supply power:

EA-160

Or, 8.4VDC±0.1V supplied through the adaptor jack.


Current:

OFF time: More than 200 microamperes must be

checked,

ON time: More than 30 milliamperes must be checked.

(NEW0? : CHECK on the display)



# Reference

LSI	block	SPEC	Actual use	Note
SC7852	IDLE	3.3mA/4MHz	3.3mA/3.58MHz	Dependent on φOS (1.3MHz)
	Operating	30mA/4MHz	26.8mA/3.58MHz	TOPEZ BISKI TREE ERREU.
LH5803	HALT	8mA/3.8MHz	5.5mA/2.6MHz	Not applied at this time.
	Operating	15mA/3.8MHz	10.3mA/2.6MHz	
LU57813P	Standby	50μΑ	**************************************	For timer only
	Operating	5.0mA/500KHz	3.1mA/307KHz	1 100
LR38041	Standby	10μA	+	100
	Operating	10mA/4MHz	3.25mA/1.3MHz	TWAY-WAY A
HD61102	Standby	15µA	← ←	
	Displaying	100µA	7 (8) ←	
	Accessing	500µA	<b>←</b>	
HD61203		1.0mA/600KHz	0.36mA/217KHz	74 8/8/A F
TC8576F		10mA/10MHz	1.23mA/1.229MHz	
SC6976T0220	Standby	3µА	€	
	Accessing	15mA/1MHz	6mA/400KHz	
P•ROM	Standby	10μΑ	in.   17.1 LH-580	235 / 2
	Accessing	8mA/1MHz	3.2mA/400KHz	
RAM	Standby	1.0μΑ	<del>-</del>	
	Accessing	10mA/1MHz	4.0mA/400KHz	79
Power supply	OFF	100μΑ	nameAf I 🛨 I have	. Us :
(IC regulator IC3)	ON	2.0mA	<b>←</b>	
Power supply	Display	4.0mA		
(converter IC1)	SIO operation	28mA	<b>←</b>	
LCD bleeder		0.52mA	← ·	

### Major component consumption power

### 8-5. Measurement check

The quartz meter must be used in this measurement test.

Tolerance:

±1.5 second/day under ambient tempera-

ture of 25°±5°C.

NOTE: Do not perform the measurement test in the early morning as the internal temperature may differ even if the room temperature is within the required limits. The same is applicable to the quartz meter.

### 8-6, Power-off test

Press the RESET switch on the back of the unit while pressing the ON/BRK key and check for the following:
Power does not turn off within nine minutes (typical is ten minutes).

But, the power turns off within eleven minutes.

### 8-7, Shock test

With the display digits activated, lift up the display side 45 degrees, then drop it on a desk top.

Then, check to see that there any changes in the display.

# 8-8. Weak battery detection circuit test

25°±5°C or 79.2°±10°F.)

- (1) Make sure that the machine operates normally with a supply voltage of 7.0VDC±0.1V.
- (2) Make sure that the alarm symbol lights up with a supply voltage of 6.0 VDC±0.1 V.
- (3) Make sure that auto-power-off takes place when the supply voltage is 5.4VDC±0.1V.
  (This test must be conducted under the temperature of



# 9. LSI pin descriptions

- SC7852 (main CPU 1)
- LH5803 (main CPU 2)
- LU57813P (sub CPU)
- LR38041 (gate array)
- TC8576F (UART)

# 9-1. Main CPU 2 (SC7852) pin description

Pin No.	Symbol	In/Out	Active level	Function			
95~ 100~2	KINO~KIN7	⊽In	Low	<ol> <li>Internally pulled up to VCC by the resistor (200K ~ 5000K).</li> <li>T input = Low (normal mode) keyboard input.         A key in the low input line is pressed.     </li> <li>T input = High (emulation mode).         Used for connection of the Z-80 ICE.     </li> </ol>			
3	LHWAIT	Out	High	Wait output to the LH-5803.  The signal goes high in one of the following:  (1) When the WAIT input is at a high level.  (2) When the LH-5803 accesses **0*H or 8000H~FFFFH of the ME1 space, it goes high for one cycle time to insert one wait.  (3) When the Z-80 is running with the LH-5803 at halt.			
4	φOS	In	77	LH-5803 basic clock (1.3MHz).  This clock is used for the sync signal of the internal LH-5810 corresponding port generation of the LCD CLOCK (217KHz).			
5	PT	Out		Memory bank signal.			
6	PU	Out		Memory bank signal.			
7	PVOUT	Out		Memory bank signal.			
8	PVIN	<b>▲ I</b> n		LH-5803's PV signal input. As PV is kept in the floating state when the Z-80 is operating, it is internally pulle down by the resistor.			
9	WR	In/Out	Low	<ul> <li>(1) When the Z-80 is in operation, the Z-80's WR is a direct output on this line.</li> <li>(2) When the LH-5803 is in operation, it becomes an input to enable R/W for the LH-5803.</li> </ul>			
10~25	A15~A0	▲ In/Out	9102 1	<ul><li>(1) When the Z-80 is in operation, the Z-80 address bus is an output on this line.</li><li>(2) When the LH-5803 is in operation, the LH-5803 address bus is an input on this line.</li></ul>			
26~33	DB7~DB0	In/Out	STOV VII.	Data bus.			
34	IORQ	▲ In/Out	any volta	<ul> <li>(1) When the Z-80 is in operation, the Z-80 IORQ is an output on this line.</li> <li>(2) When the LH-5803 is in operation, the LH-5803 ME1 is an input on this line.</li> </ul>			
35	MREQ	▲ In/Out	n seer li	<ul> <li>(1) When the Z-80 is in operation, the Z-80 MREQ is an output on this line.</li> <li>(2) When the LH-5803 is in operation, the LH-5803 MEO is an input on this line.</li> </ul>			
36	RD	In/Out		<ul> <li>(1) When the Z-80 is in operation, the Z-80 RD is an output on this line.</li> <li>(2) When the LH-5803 is in operation, the LH-5803 OD is an input on this line.</li> </ul>			
37	WAIT	<b>▲</b> In	High	WAIT input to the Z-80 and LH-5803. Pulled down internally by a resistor.			
38	LHA9O	Out		Among the RAMs (the bank of the spaces C000H~FFFFH) connected to the RAM3, it is an input to the address A9 of the RAM of E000H~FFFFH (the side A13A is input to CE1).  (1) When the Z-80 is in operation, "LHA90 = A9" is established.  (2) Except that "LHA90 = high" is established when the LH-5803 accesses 7400H~744FH and 7500H~754FH.  In other words, when the LH-5803 tries to access 7400H~744FH and 7500H~754FH, it actually accesses 7600H~764FH and 7700H~774FH.			

Pin No.	Symbol	In/Out	Active level	Function					
39	<u>M</u> 1	Out	Low	<ul> <li>(1) When the Z-80 is in operation, the Z-80 M1 is an output on this line.</li> <li>(2) When the LH-5803 is in operation, the signal created from the OPF signal of the LH-5803 is sent on this line.</li> </ul>					
40	RFSH	Out	Low	Refresh signal.					
	1000 131 035 100H   1000 131 35 100H   1000 131 35 100H	in of bally: 03-1, one to grit of 147	us of for Teat 14 or ensus	<ol> <li>The Z-80 RFSH signal is on this line.</li> <li>When the LH-5803 is in operation, the signal created from the OPF signal of the LH-5803 is sent on this line.</li> </ol>					
41	VDD			VCC					
42	IOE	Out	High	This signal is issued when the LH-5803 tries to access **00H $\sim$ **0FH and 8000H $\sim$ 0FFFH of the ME1 space. When this signal is sent out, one wait is sent to the LH-5803. In terms of timing, the signal is sent with a half clock delay on the ME1.					
				φOS					
	T		HTS-FR From II	ME1					
				LHWAIT					
	D-800 A		lab dopt	Ten a solv because an angle sint					
	-			Use Fina LH-9803 memory select signal.					
43	CS001	Out	Low	Z-80 control ROM select signal. 0000H~7FFFH memory space (bank 0).					
44	CS123	⊽¡Out	Low	(1) Z-80 control ROM select signal.					
			r art tage Lydfarm.	8000H~BFFFH memory space (bank 6).  (2) LH-5803 control ROM select signal.  C000H~FFFFH memory space.					
45	CS24	Out	Low	Z-80 control ROM select signal.  (1) 4000H~7FFFH memory space (bank 3).  (2) 8000H~C000H memory space (bank 4).  One wait is inserted.					
46	THS3	Out	Low	Memory select signal.					
47 48	LHS2 LHS1	⊽ Out ⊽ Out	Low	Depending on the state of bit "6" of I/O 3CH, the memory space selected differs.					
			~ = 4 5	b 6 = 1					
				LHS1         A800H~AFFFH (bank 0)         B000H~B7FFH (bank 0)					
	erito macada, avis	n ji da n mari nasa s	of MOV	LHS2 B000H~B7FFH (bank 0) A800H~FAFFH (bank 0)					
		· · · · · · · · · · · · · · · · · · ·		LHS3 B800H~BFFFH (bank 0) A000H~A7FFH (bank 0)  LHS1 and LHS2 are pulled up internally.					
	, 1 (	larun pəs	eomne v	LHS3 needs to be pulled up externally. (pulled up externally.)					
49	RAM3	Out	High	Memory select signal (internal 16KB RAM). C000H~FFFFH (bank 0).					
50	RAM2	Out	Low	Memory select signal (S1:).  8000H~BFFFH (bank 0, bank 1).  8000H~BFFFH (bank 2, bank 3).					
51	RAM1	Out	Low	Memory select signal (S2:).					
52	SLCT	In	High	When this signal is at low, output of the memory and I/O select signal is disabled.  Disabled signals are: CS001, CS123, CS24, RAM3, RAM2, RAM1, IOE, TOSU, KA2, KA1, KA0, C/D, and TORP.  This input is an output to the subcontroller and is at a high level when the system is					

Pin No.	Symbol	In/Out	Active level	Function and and and and and and and and and an			
53	KA2	Out	Low	Goes low when the Z-80 I/O 28H~2FH is written.			
54	KA1	Out	Low	Goes low when the Z-80 I/O 28H~2FH is read.			
55	KA0	Out	Low	Goes low when the Z-80 I/O 60H~6FH is accessed.			
56	ско	Out	nile in de Jackers Jackers Jackers	A 217KHz $\phi$ OS output. This signal is supplied to the HD61203 (S) LCD driver. This signal is issued only when bit "b4" of the Z-80 I/O 37H is at "1". Bit "b4" is at "0" at power-on, but turns to "1" in the power-on routine to activate the LCD.			
57	TORP	Out	Low	Goes low when the Z-80 reads 33H of I/O. This signal is used by the Z-80 to read the return data from the LU57813P.			
58	C/D	Out	High	Goes high when the Z-80 writes 3DH of I/O. Data are latched at a low to high transition of $C/\overline{D}$ . When the signal rises with a half clock delay from IORQ, the data bus is stable.			
59	TOSU	Out	Low	Goes low when the Z-80 I/O 20H~27H is accessed. This signal is used for selection of the TC8576F UART.			
60	E	Out	High	Goes high when the Z-80 I/O 40H~5FH is accessed. This signal is used to interface with the 6800 series LSI and is connected to the HD61202 LCD driver input. This signal is issued with a half clock delay slower than IORQ.			
61	DME0	Out	High	LH-5803 memory select signal. This signal goes high when the LH-5803 accesses the memory.			
62~70	PA0~PA7	⊽ In/Out	lang Eni daga Usar daga	Corresponds to the port PA of the LH-5810 I/O port.  This signal is used for the key strobe signal. To restore the original state of the low-forced strobe signal, this signal must be turned high and then set in the input mode.  The input signal is pulled up internally.			
65	VSS	y		±0V			
71	PB2	⊽ In	uda maser escil cosc	Used for the cassette tape to reproduce a signal. Pulled up internally.			
72	PB5	▽ In/Out	10036	Used for an input port by the PC-1600. Input to this line is a 1/64 second pulse which is issued from the LU57813P subcontroller. Pulled up internally.			
73	PB6	⊽ In/Out	0 - i	Used for the key strobe signal. Application is the same as for the PA7~PA0. Pulled up internally.			
74	PB7	▲In	d) HR	Receives the state of the BREAK/ON key sent from the subcontroller. Pulled down internally.			
75	PC6	Out	yllantet i yllan a saa axa	Used by the Z-80 for a beep generation.  The following circuit is internally composed in the LSI.  PB2 PC6' PC7' PC7'			
	, , , , , , , , , , , , , , , , , , , ,			PC7' SD0  When either the PB2, PC6', PC7', or SD0 goes low, PC6 becomes high.			
				To drive the buzzer, one of signals issues a pulse.			

Pin No.	Symbol	In/Out	Active level	Function
		100 - 101 - 147		PB2: Cassette reproducing signal. PC6': Beep disable signal. PC7': Cassette recording signal (PC-1600). SD0': Cassette recording signal (PC-1500).
76	SD0	Out	kas at	Cassette recording signal output.
	with meyor two	a bab o la construcción diferención	185 (508) 185 (508)	SD0' PC7' SD0
	.400 03 20	iota EOSS-I-	Lent Sh	SDO' is the cassette recording output by the CE-150. PC7' is the cassette recording output by the CE-1600P.
77	ELH	Out	60 rud	<ul><li>(1) A low state of this signal indicates that the LH-5803 is in operation.</li><li>(2) A high state of this signal indicates that the Z-80 is in operation.</li></ul>
78	PCSTB	In/Out		(1) Goes into the input mode when reset. This current state is latched in the PB3 flip-flop.  Therefore, either pulled down or up by an external resistor.  For the PC-1600, the machine version is represented by this signal.  PB3 = 0: Japan version  PB3 = 1: Export version
	e wa je smetoja pril p at HHTTE to stoera		itea unic Isalgen fr	(2) Goes to the output line in the normal mode. The signal goes high when the Z-80 writes 18H or I/O or the LH-5803 is F008H of the ME1. This signal is not used in the output mode with the PC-1600.
79	RSTIN	In	Low	A reset input to the SC7852. This signal is forced low for 30 milliseconds by the sub CPU when ACL or RESET is issued or at power-on.
80	IRQ	▲ In	High	An interrupt to the CPU (Z-80, LH-5803).  This line is input as an interrupt request from the PC-1500 peripheral.
81	INTO	In (ii)	High	An interrupt to the CPU.  This line is input as an interrupt request from the T8576F.
82	INT1	⊽In	Low	An interrupt to the CPU. This line is input as an interrupt request from the PC-1600 peripheral. Pulled up internally.
83	ĪNT4	In		An interrupt to the CPU.  An interrupt is sent to the CPU at a high to low transition. This line is input at a 1/64 second pulse from the sub CPU. It is externally shorted with PB5.  But, the sub CPU output, which is a P-ch open drain, is pulled down by the external resistor to assure a low output.
84	INT6	<b>▲ I</b> n	High	An interrupt to the CPU. This line inputs the output from the sub CPU.
85	PCTRL	Out	Low	At the time the power-off command is sent to the sub CPU, the sub CPU turns the power off (active low).  This signal goes low after the Z-80 completes the following:  (I) 11H written to I/O 37H  (II) OUT (38H), A  (III) HALT
86	CLK	Out		Z-80 clock output. 3,58MHz for the PC-1600.
87	T	<b>▲ In</b>	0d 176.	<ol> <li>It is in the normal mode when a low signal is received and the Z-80 is operating normally. Pulled down internally.</li> <li>It is in the simulation mode when a high signal is received. The Z-80 bus is in the floating state, and the Z-80 (or Z-80 ICE) can be connected externally.</li> </ol>
88 89	XOUT XIN	Out In	orbone or UIC	The 3.58MHz Z-80 clock is supplied when the oscillator is attached across these lines.
90	VDD		a rape i ha	Power input to the high side (4~5.5V).



Pin No.	Symbol	In/Out	Active level	Function
91	LHMIO	Out	High	An interrupt is sent to the SC7852. When there is an interrupt request to the LH-5803, this signal goes high.
92	LHNMIO	In/Out	High	<ul> <li>(1) Goes high when the LH-5803 is 94**H and when PU = PV is high (CE-158 internal ROM).</li> <li>(2) Becomes an input during reset. So, it must be pulled up or down with the external resistor. With the PC-1600, it is pulled down.</li> </ul>
93	LHOPFI	▲ In	High	Receives the OPF output of the LH-5803. Pulled down internally.
94	RSTO	Out	High	Reset output (high) to the LH-5803. When a reset is issued to the Z-80 (RSTIN at low), it makes RSTO high. The rest can only be cleared when the Z-80 first hands down the control to the LH-5803. With this the LH-5803 starts to run.

- $_{\Delta}$ : Pulled up to VCC with the internal resistor, 200K ohms  $\sim$  500K ohms.
- A: Internal resistance of 200K ohms ~ 500K ohms is active when the CPU is on, but no MOS resistance is met when the CPU is off.

# 9-2, Main CPU 1 (LH5803) pin description

Pin No.	Symbol	In/Out	Active level	Function
1	RESET	etar In	ud X ert boeu re i isngu si	CPU reset input. A high on this line causes the reset. The contents of the address FFFEH are transferred to the PH register and the contents of FFFFH to the PL register. When the reset input changes from high to low, the program starts to execute from the address set in the program counter.
2	(NC)	5.5		
3	BRQ	In	1000000	Bus request. Connected to ELH of the SC7852 output.
4	BFI Rassi	In Class sort 99 silt mod	senspai Isagen	BF flip-flop output (BFO) and input (BFI). The BF flip-flop is reset by the OFF command of the CPU. It can be reset when the BFI is set high. The BFO is at a low level when the BF flip-flop is active and at a high level when not active. The contents of the BF flip-flop are protected as long as VGG is in supply. Because VGG is VCC in the PC-1600, this function is not used and VCC is used for an input.
5	VGG	Alismetixe a	M WOOk	Power supply (system's VCC input).
6	BFO	Out	13718141	See Pin No.4.
7	OPF	Out	dus arts.	Op code fetch signal which appears when the CPU fetches the OP code.  OPF is the signal that is issued only when the operation code is fetched and is not therefore issued in fetching the address data, immediate data, and the second byte of a 2-st command.
8	ВАК	Out		Bus acknowledge signal. When BRQ is set at a high level, the CPU issues a high BAK state in response to it. When BAK is at a high level, the CPU sets the address bus (AD0 $\sim$ AD15), data bus (D0 $\sim$ D7), ME0, ME1, R/W, and OD in high impedance.
9	VCC			Power supply (system's VCC input).

Pin No.	Symbol	In/Out	Active level	Function		
10	VGG			Power supply (system's VCC input).		
11	VM	In		LCD backplate power supply input.		
12	VDis	In		LCD backplate power supply input. Not used by the PC-1600.		
13	VA	In		LCD backplate power supply input.		
14	VB	In	11.010-0019	LCD backplate power supply input.		
15	NMI	In		Non-maskable interrupt input. A high input state causes an interrupt to the CPU. The CPU unconditionally accepts the request and starts to execute the interrupt routine from the address whose high order address is represented by the contents of the address FFFCH and the low order address by the contents of FFFDH.		
16	мі	In		Maskable interrupt input. When the IE flag (Interrupt Enable) is set on, an interrupt request is caused by a high M1 input state, and the CPU starts to execute the interrupt routine from the address whose high order address is represented by the contents of the address FFF8H and the low order address by the contents of FFF9H.		
17	HIN	In		Input to the counter by which the LCD and backplate signals, H0~H7, are generated. Normally connected to the HA pin of the CPU. With the PC-1600, this function is not used.		
18	на	Out	5=1058	CPU internal divider output through which is delivered the basic clock for the LCD driver and connected to $\overline{\text{HIN}}$ and the segment signal generator LSI.		
19	DISP	Out	igh, the ng a com	LCD display on/off control signal output.  Can be set and reset by means of a command. With the PC-1600, this function is not used.		
20~27	H7~H0	Out		LCD backplate signal output.  When the LCD is driven by the backplate signal and the segment signal, the backplate signal is issued by the CPU.		
28	OD	Out		Output disable signal. When OD is at a high level, the CPU disables the data output onto the data bus for the external device. This signal is issued when writing data in the memory.		
			1.389 or	D0~D7 Memory data CPU internal data  Memory read cycle Memory write signal		
29 30	MEO ME1	Out Out		Memory enable signal. This signal is enabled to directly access the 128KB memory area MEO accesses a 64KB area and ME1 accesses a 64KB area. The memory area accessible by the program counter P and stack pointer S is 64KB, for MEO is used by the fetch and stack commands. For accessing data, both MEO and ME1 memory areas can be accessed by the CPU command.		
31~38	D0~D7	In/Out		Bidirectional data bus which is used to write data in the external memory or to read data from the external memory.		
39~46	A0~A7	Out		Address bus which may be in three states. Goes to high impedance with the BRQ (bus request) signal. It is possible to access the memory area of 64KB. It is also possible to access the memory of 128KB using the MEO or ME1 signal.		

47	GND	in Gui 0	Functio	Power supply.
48	A8	Out	Fight 1	Address bus (see Pin No.39).
49	VGG			Power supply.
50~56	A9~A15	Out	1	Address bus (see Pin No.39).
57	(NC)	-		20 CD backplate power supply input.
58	R/W	Out	dight	Memory write signal. With a low R/W state, the data in the CPU are sent on the data bus.
59 3391bbs	in the rule to the $\phi$	Out betnessings		External latch clock. With a high state of this clock, the contents of the accumulator a transferred onto the data bus. Use of the latch IC permits its use as the output port (se the ATP command).
60 61	PV no the st felde	Out Out	E flag (Instant)	These are the CPU internal flip-flop output pins (PU, PV).  There are commands to set and reset PU and PV.
62	φOS - He He gen	Out	nigh onle der ador CD and o	The clock, in the same phase as the CPU internal basic clock, is on this line to supply clock pulse to the external system,  When a 2.6MHz crystal is connected across XLO and XL1, a 1.3MHz clock is supplied.
63 64	XL0 XL1 described at 2000 at 2	In bootish	which is	Crystal connection pins. XL0 is an input and XL1 is an output.  Inside the CPU, the clock is divided in half. When a 2.6MHz crystal is connected, the machine cycle within the CPU is at 1.3MHz.
65 1011 21	TIAW C-1600, this function	In With the F	tput. ommand	CPU wait signal. When this input is high, the CPU's internal operation clock " $\phi$ " stops and the CPU therefore stops executing a command. When it resumes a low state, the CPU starts to execute a command.
spiate 3	egment signal, the bac DRB U disables the data bu	at and the a	pfate sign	φOS // \
			evice. Th	Section 2 (20 and 1 and 2 and 2 and 3 and
	x 1			CPU internal flip-flop WA
		Qar		NOTE: WA is the CPU internal flip-flop for WAIT. At a high to low transition of the clock $\phi$ OS, input of WAIT is accepted. The CPU operating clock $\phi$ stops when WA is at high; the CPU halts a command execution temporarily as a result.
	IN7~IN0	In sie	Memory o	Input port. The CPU can send the signal input on the INO~IN7 to the CPU accumulato as an 8-bit data.
66~73	Memory write signal coess the 128KB mem		mory real	It has an internal pull-up resistor. When not connected, the CPU assumes the line to be in high impedance.

NOTE: NC: No Connection and Add persons and reco

# 9-3. Sub CPU (LU57813P) pin description

A-12 A-2	7.7.0	1034.000	at Ass.	
Symbol	In/Out	Active level	State at ACL	Function Function
Ω0	In	Low	<sup>∞V</sup> In	When the system-off command is received from the Z-80, the system is turned off after this signal goes low. It has PCTRL output from the SC7852 as its input.
VDD	7	<u></u> 0	Z NO	High side VGG is supplied.
ACL	In	High	718	The pulse width of ACL must be greater than 1 microsecond in duration to be
K SS U		I II.	BREAK (OX)	recognized by the hardware. It takes about 80 microseconds before the LSI starts to operate after input of ACL. This pin is used as reset input from the ALL RESET switch of the PC-1600.
CL1 CL2	In Out		HZI in	The system clock generating ceramic oscillator is attached across these two lines. With the PC-1600, a 1.229MHz oscillator is used for the basic clock of the RS-232C baud rate.
FOUT	Out	iah siana	18,0001	System clock output. Not used.
				30 M 01 01 Cr2 12
ain CPU, it goes high is diddes low when busy.	meds diw	Low	In is used to airs for a	Reset input to the SC7852.  This line is maintained low for 30 milliseconds during system-on and reset.
P1 ne main CPU. A high p	Out	Low	is also use	In a low state when the main CPU is permitted to access the memory and I/O.
P2	Out	High	In up the an	In an opposite level of P1. Input to SLCT of the SC7852.
(initial value). The Equ	Out	Low	ge isnî/D K ohms.	In a low state during system-on. Used to turn on the system.
KH needs to program	ted (AISA)	High	)0 suppor	This signal goes high with an input of the ON key. When the system is off, this LSI is in the standby mode, and it turns on the system with a high KH state.
command specified in led to INT6 input IX to large to high constitutions in the constitution of the consti	on when the is in a control of the c	High	V sets this wiedged.	A command request from the main CPU. Interrupt is caused by a high K1 state.
e real-time timer. T	bequied the	10 f-m	ne of alar	Test pin which is NC.
OSCOUT OSCIN	Out In	rele of the	second cr goes low v	The 32.768 KHz timer crystal oscillator is attached across these lines.
KL	In	High		Reset input from the peripheral unit. As monitored by the software, if this input is high for more than the given time, the reset is executed.
SC7862	Out VI	High	eglyn bag to INT & a	Z15 and KL are shorted outside and externally pulled down by the resistor. Z15 is turned high for 1 millisecond in the reset routine to be converted into the RSTE signal, and sent to peripherals as the reset signal via the
the sub-Cru-A/D comprision of the A/D comprision of the A/D compression oursey as well as power	igh only di	ge is rect is is used to	SO~KC2,	system bus. So, both Z15 and KL can be handled as an input/output line, which may be used to apply reset to the peripheral or to receive reset from the peripheral. This signal is used as the reset input of the CE-1600P.
Noard input thro <b>214</b>	Out	High High Hughi go	ndshiking actor, h the ana n open ou	The sub CPU monitors the state of the BREAK/ON key via the KH input line and its state is sent through Z14 and supplied to PB7 of the SC7852. Therefore, key chattering and bouncing of the BREAK/ON key are completely controlled the sub CPU.
Z13	Out	Low	In .be	The sub CPU goes into the power-down mode except when one of the conditions mentioned below holds true.
	Q0  VDD  ACL  CL1 CL2  FOUT  P0 dgid seeg ti U93 niemer  P1 dgid A U93 niemer  P2  P3 dT (sulley leitini)  KH Cotg of absenting  KH Cotg of absenting  KI ruon ST/I of cotg  gdid of level leit  T (see the seed to see the se	Q0 In  VDD  ACL In  CL1 In CL2 Out  P0 Out  P1 Out  P2 Out  RH In  KI In  OSCOUT OSCIN In  KL In  Z15 Out  Z14 Out	VDD  ACL In High  CL1 CL2 Out  FOUT Out  PO Out Low  P1 Out Low  P2 Out High  RH In High  KI In High  T In OSCOUT Out  OSCIN In High  KL In High  Z15 Out High	Symbol In/Out level at ACL  Q0 In Low In  VDD  ACL In High  CL1 CL2 Out  P0 Out Low In  P1 Out Low In  P2 Out High In  RH In High  KI In High  T In  OSCOUT OSCIN In  KL In High  Z15 Out High In  Z16 Out High In  WI In High  Z17 Out High In  WI In High  Z18 Out High In  WI In High  Z19 Out High In

Pin No.	Symbol	In/Out	Active level	State at ACL	Function night
		onsound		Address t	us lies Pin Rd 3DA as level 100ml at AGE by printer
	1005 44 4	lla		·	t OO I Low VCC wo.J
	from the Z-80, the strength from a			nystermeori	1 G0 In Low With When their
	A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Out	and lettiliti	AGGRESS	updree Fee No. 301 E
					KH KH
	1023		.belled.	/GG is su	SOIS HOUR WON Z13 DOWN CON CONTRACTOR OF THE CON
	b ni bnosecondin f nan	be greater:	CL must	vidth of A	restuding the Z13 of the Health and the CPU and COA the Est
	t 80 microseconds beig	t takes abou	rdware.	by theirs	Desingooes
	Min 19 used as respectively	ACL This	to input d	erate erte	ON BREAK ON
		1500,280	of the PC	INSTITUTE TO	
	atorie attached across	eramic osci	erating	repolacija	KH
oels-siz	ligtor is used for the lig	29MHz-ose	9.1-8 00	the PG-16	
20	Z12	Out	Low	In	For the PC-1600, a high signal state is normally issued (at ON).
21	Z11	In	-Not-use	ck output nl	NC.
22	710	0	17852	2 erit oz s	/ PO Out Low Pastin Balance extrape
est bris	Z10	Out	High	in In	This signal is used to interface with the main CPU. it goes high when the sub CPU waits for a command (ready), and goes low when busy.
					335 of O warts for a command (ready), and goes low when busy.
23	Z9	Out	High	In	This signal is also used to interface with the main CPU. A high pulse is
		COURT I		-sweetendersteen	issued when the sub CPU terminates a command execution.
04	of the SC7862.	COURTO SECT	4-P1, In	level eris	9 PZ Out High in In an oppo
24	Z8	Out		In	Used to setup the analog input mode.
		- q	system-c	to during	<ol> <li>Voltage is A/D converted when low (initial value). The input impedance is 100K ohms.</li> </ol>
			ystem.	ent no m	(2) Current is A/D converted when high.
					The PC-1600 supports (1) in BASIC, but it needs to program in machine
	ON key, when the system with	ent to rugar	CO CONTRA	ngin sapp	language for (2).
					0f8ta
25	Z7	Out	High	In	The sub CPU sets this signal high when the command specified interrupt has
	interrupt is caused by a	main CPU,	erb mon	d request	been acknowledged. This signal is connected to INT6 input of the SC7852.
	1.00				There are four causes which force this signal level to high.  (I) The weke-up time matched the real-time timer.
				016 - 354	(II) The time of alarm-1 or -2 matched the real-time timer.
				flich is NC	(III) Receipt of an input from the external keyboard.
	attached across these	oscillator is	latzva a	mit sHALE	(IV) At 0.5 second cycle of the real-time timer.
					This signal goes low when the interrupt cause status is read or when all input
					from the external keyboard have been read.
26	GND STORMOR	al unit. As r	redghed	from the	toV
	the reset is executed,	e given, time	ni neni in	nom not mo	miab ugninali sup-nop spr wall. At a nigh to low datastian of the uses
27	Z6	Out	Low	In	A 1/64 second pulse of 50% duty is sent.
	reset routine to be co	econd in the	eillim t	of daid for	Connected to INT4 and PB5 inputs of the SC7852.
201 8	als as the recet signal-v	to peripher	and sen	engis are	R edit otol
28	Z5	Out	High	In	As the reference voltage is required when the sub CPU A/D converts the sign
	eripheral or to receive	eset to the p	T yldda b	ribasii Bdi	input to KC0~KC2, Z5 is set high only during the A/D conversion to obtain the correct VRH. This is used for VRH accuracy as well as power saving.
.900	ar input of the CE-16	sed as the re	gnal is u	e el marciano	and a control of the
29	Z4	Out	High	In	Used for handshaking of the external keyboard input through the analog
	upplied to P87 of the	In Z14 and	nothi in	s state is se	input connector.
meo ara	the BREAK/ON key	bouncing o	one gain	key chest	Shorted with the analog input KC1.
	DEEL NO DO Conne	Mon J	sub CPI	ntrolled th	Normally an open output.
30	Z3	. In		. In	
31	Z2	wer-down m	od eth of	ni sebe u 9	19. Z13 Out Low In The sub C
32	Z1 U90 niem e	In.	eneral la	nentibne	Not used.
33	Z0	In	i James	In	W (C)
34	SOUT	Out	ON key s	BREAK	11 (2)
35	SCLOCK	In/Out	ditions fo	theselcon	n venq o'T
36	r tevet, depression of t <b>F</b>	Out	ord). It K	VIZB sect	Used for generation of click and alarm sounds,
				- 61 K 214 B 15	A MACCALLER -
37	VRH	In	1		A/D conversion high side reference voltage (2.475V in supply).

Pin No.	Symbol	In/Out	Active level	State at ACL	9-8, Gate array (LK38041) pin description
38	КС3	In		7.00	Not used.
39	KC2	In		mas To pi	Used for checking the CE-1600P power supply level. VPP supplied from the CE-1600P via the system bus is A/D converted. If it is below the given level, the peripheral is assumed to have a weak battery condition.
40	KC1	In In Planton	ingis bani	zi-U43 41	Used for checking the PC-1600 main power supply level. The level of the main power supply is A/D converted and checked. If it is below the given level, a weak battery condition is assumed.
41	KC0	of and do low <b>nl</b> et, are fixed to	xed at B ut levels	D9, are t	Receives the signal input from the analog input connector.  (1) For the analog input, A/D conversion is done.  (2) For the external keyboard input, its logic level is interrogated.
42	R33	Out	ignair is it	In	MSB )
43	R32	Out	WH OW	ln e	Bushu62 (Gilbacome low, thus lixing the liver of the lapta sine lating
44	R31	Out		In	a off stalk oally are inputs also.
45	R30	Out	d denu	ne In lev	Return data to the Z-80.
46	R23	Out	7,000	In	(5) born of the SC 1862 plan inch james to the source lives to the james.
		Out	1	In	3 212
47	R22	Out	1.00	In	And the last the manual and the state of the
48	R21		endby i	ons in villa	LSB U O due et l'ade avoir et me avoir et l'active de la crix de l
49	R20	Out	g arts of	d not go it	received B 1 thwo
50	by mode if KH HNV	of the stand ON key mi	ORS OUT	sed as it	and NC report to the second se
51	SIN ed gest of dgid	nlet to	mode, Z	SAES JEMON	required. During
52	VDD			J. Inous	High power supply voltage level (VGG).
53	R13	In Street	(UNAMA)	In	MSB ) state
54	R12	In		In	200
55	R11	In	annon tu	ni In na	6 KC1 In Signal input from the
56	R10	In		In	Command from the Z-80.
	R03	In		In of	7 CL2 . Production of the state of the
57 58	R02	In		In	
10.00	R01 988 bas 2020	OO IN M	DE (MED	In In	Service of the servic
59 60	R00	In	the Z-80	o O In	LSB
61 65: 08-5	Q3 arth of the D 8- Z a	In to sembled	Low	In USD Ges	Hardware sensed weak battery detection signal.  A high on this line causes the CPU to force the system to go down. The only means to turn the system on after recovery of power supply is the depression of the BREAK/ON key or ALL RESET switch. The time in the real-time timer would not be revised.
and the	the RS-232C interface	interface:	ndino/	serial input	groups and Milk salant dispals 6 don the SC 746 7 and to the data and 1
62	Q2	In	Low	In	Not used, Pulled down.
63	RiM state. 10	dei <b>In</b> s da	Low	es si d <b>in</b> ane	Opposite polarity as CI of the RS-232C interface. It is possible with CI to turn on the system when the system is off (when this line is at a low level).
64	Ω0	In	Low	In	If this signal is at a low level when the system-off command is received from the Z-80, the system is turned off.

# 9-4. Gate array (LR38041) pin description

This gate array is an integration of ICs required for connection of LSIs.

Used for checking, etc CE-1600P power supply least VPP supplied from

Pin No.	Symbol	In/Out	Active level	herat	leyel, the perip	Fu	nction				
navi <b>j</b> estr	SLCB Hill bedred	vert <b>nl</b> and a strain is assumed		sys	tem operation.		PI which indicates con				
	mput connector.	and the second		PI	(SLCB) goes high	when the system is o	ff and does the follow	ing.			
	is done.	the arraing	put from nout, Au	(1)	Except for A13	~D0, are fixed at a lo	ow level. re fixed to low or high				
ibol	egometni si laval oigo	mi pagni b	lesy bee	OUXDIN	Except for A 13	A, all output levels a	re fixed to low or high				
2	Q3	In		Hai (1)	dware weak batte When a weak ba	attery condition is de	tected, it forces Q3 hig	gh; S1, S2, S3, K0, K1			
20	232	tion to	Low		(inactive).	are set high; KH outp	ut is set low; and RD i	s set to high impedan			
-24	1.50	.08-5	ant of a	(2)		evel when a weak bat	tery is not established.				
	6 1 1	(1)		ĮR-	N.C.	al .	Para Character	46 823			
3	Z12	In	High	Wh	en on, the input is	s high.					
4	Z13	In	Low	The sub CPU is normally in the sandby mode to save power when a command is not received. But, it would not go into the power save mode if the BREAK/ON key is continuously depressed, as it goes out of the standby mode if KH is at a high level.							
2.4	29	Opt	High.	is co	ontinuously depre	ssed, as it goes out of	the standby mode if I ON key must be interro	CH is at a high level.			
				requ	ired. During the	power save mode. Z1	3 is set to high to keep	gated with ∠13 when			
21.		Out			level.	up the angled input	nede.	and itil output at a			
5	ON	el (V <b>nl</b> G).	Low	BREAK/ON key input.  The signal goes low when the BREAK/ON key is depressed; otherwise, it is in a high state.							
6	KC1	In		Signal input from the analog input connector.							
7	CL2	In	Righ.	Sub CPU 1.229MHz clock input.							
8	RD	Out	Low	Read signal created by five signals (ME0, ME1, OD, CK0S, and BR0) which are externally wired OR with RD of the Z-80.  When the Z-80 is in operation, RD is at a high impedance.							
0-40	Boo. Boo	maijustab i	1933 ad 1/4	ew bea	THE STOVEN STO	Et of an indus passed if	is enternal heroboard	61 02			
9~16	R20~R33 tays srift is	OPU nl forc	stem on a	Return data from the sub CPU. The data becomes the Z-80 data when the Z-80 reads 33H of I/O.							
17	PRIM	In	revised.	inte	PC-1600 has two rface. But, either o	serial input/output i one must be assigned	nterface: the RS-232C as only one hardware	interface and the SIC is for the serial input/			
-22-		Out	100			e is selected with a lo	w PRIM state				
	erface, it is possible					terface is selected wit					
28	(when this line is at a	ystem is off	v hen the	stem v	turn on the sy	DD1145   111   11					
at beviece	em-off command is r	hen the sys	v level w	la ta l	I lange grat ti	PRIME = "Low"	PRIME = "High"	commission to share			
		off.	s turned	system	Output SDA	LOW	TXD				
	2.4	Out	High		Output SDF	TXD	LOW				
					Input RXD	RDF	RDA				
18	TXD	In	Low	Tran	smit data which is	s an output from the	T8576F UART.				
19	RXD	Out	Low	Rece	eive data which is	an input to the T857	6F UART.				
20	RDA	In	Low	Rece	eive data which is	an input from the RS	G-232C interface,				
21	SDA	Out	High			is sent through the R M is at a low level.	S-232C interface conn	ector. A low signal			
22	RDF	In	High	Rece	ive data which is	an input from the SI	O interface.				
23	SDF	Out	High		smit data which is		O interface connector.	A low signal state			

Pin No.	Symbol	In/Out	Active level	Function PART 53 (1973)					
24 of property (SYS)	data to be IZONO. Is divided by a A s the internal clock the baut rate ge	tional the of the 10 nd become divided b		The OD signal indicates that the CPU (LH5803) read timing is at a low level when not writing, So, it may possibly be at a low level when not reading, and it also may not match the Z-80's timing during data input/output of the SC7852 internal data. To prevent these problems, the signal goes low only when the LH-5803 is reading the memory or I/O is created with five signal (MEO, ME1, OD, CKOS, and BR05).					
25	VCC abuse 00	<del>Program</del> 50 t <del>o</del> 38,4	rate of	Power supply (input of VGG of the system).					
26	GND	reception	a soloot	Power supply. Province the transmitter or the received activities and received activities at the selection.					
27	BRQ timens and	ni Ungo e	rt mon	See Pin No. 24. 316 stab ent. UPO entre mort afab severass TAA sac roofe					
28~30 31~35	D0~D2 D3~D7	In/Out Out	ode, w externa inform	Z-80 data bus.  When the sub CPU output P1 (SLCB), which is sent out when the system is off, is at a high level, D2~D0 become low, thus fixing the level of the input sinal during system-off as D2~D0 are inputs also.					
36	C/D	ln	High	The C/D line of the SC7852 goes high when the Z-80 wirites 3DH of the I/O.					
37	TORP	In	Low	The signal used to send R33~R20 on the Z-80 data bus. It goes low when the Z-80 reads 33 H of the I/O.					
.138 and	CL i noi ismrcîni su:	sta idnesa	Low	System reset input. When this signal is at a low level, it forces A16A to high, A15A to low, and A14A to high.					
39	A13	In	33010111	CPU address A13.					
40	A14 s ts a 25 ns	w .blnsvin	s ed of li	Input of the CPU address A14 (insignificant).					
41	DSR	Out		Not used.					
42	CLK1	out bus, serial	teb + G	When the system is on, CL2 is issued on this line and becomes the basic clock for the UART. A low is on this line when the system is off.					
43	кн	Out XT	High	Opposite polarity of the BREAK/ON key input is sent to the sub CPU.					
44	A13A	Out	M data	Opposite polarity of the A13 input is sent.					
45~47	A14A~A16A leller	eq <b>,Out</b> V9	ial statu	C/D latched D2~D0 output.  Also, A16A is used for separating the CS24 selected 16KB memory space 4000H~  7FFFH (bank 3) into two banks.					
48~50 51~53	LHS1~LHS3 related to KA0~K2	oere <b>ni</b> eter r ni us. — dete bi command s	Low Low task side	Memory select and I/O select signals from the SC7852 are sent to slots of S1: and S2: via the gate array. The reason why is that it has to be set at a high level at system-off as the SC7852 power supply is shut off when the system is off.  (1) When the system is on but not in a weak battery condition the status of each signal appears on S1, S2, S3, KD, K1, and K2.  (2) All are high when the system is off or a weak battery is detected.					
54~56	\$1~\$3	Out	Low	LHS1~KA2 outputs. All are high outputs when the system is off.					
62 63 64	ME1 ME0 ostrop of a stop	In set Un and	d Lows	All are nigh outputs when the system is on.  See pin No.24. dmos ni					

# 9-5. TC8576F UART pin description

The TC8578P Standard Microcomputer Interface (SMI) is a single chip C-MOS LSI which supports the RS-232C serial interface and Centronics compatible parallel interface, both of which are standard interfaces for microcomputers.

In the LSI is contained the RS-232C ART (Asynchronous Receiver Transmitter), its baud rate generator, and the Centronics transmitter/receiver interface. For the Centronics interface, either the transmitter or the receiver mode must be selected.

When the ART receives data from the CPU, the data are converted into serial form and sent out on the TXD line. On the other hand, the serial data received on the RCD line are converted into parallel form before being handed to the CPU. The ART is able to inform the CPU at any time of

the completion of sending the data received from the CPU or the reception of the data to be handed to the CPU. The clock input of the IC is divided by a 4-bit programmable prescaler and becomes the internal clock (SYS-CLK), which is further divided by the baud rate generator composed of a 12-bit programmable divider, for the creation of any baud rate of 50 to 38,400 bauds.

The transmission/reception handshake pins are provided for the Centronics parallel interface. When the 8-bit data are received from the CPU in the transmit mode, a strobe of the programmed pulse width is automatically issued. In the receive mode, when data are received with a strobe singal from the external source, a busy singal is returned to automatically inform the CPU.

Pin No.	Symbol	In/Out	Active level	101					G/O e	Function	
1	(NC)	Z-80 data : the J/ <del>O</del> .	33 H of	ab		Not used, in several uses to when allowed to send Made					37 on a breat
A 2 A	it forces 'A 135A 1 <b>0R</b> g	a lontlevel	Low	8 3	A lov	A low on this line causes the CPU to read data or status information from t					
3	WR	In	Low		A low on this line causes the SMI to receive data or control words sent from the via the data bus.						
4	CS	In One	Low	10	A lov					ne SMI to be activated. When $\overline{ extsf{CS}}$ is at a high leve	el, both RD
ck for th	ala signal and a same and				A1	A0	RD	WR	CS	Function	41
7	21.2 21.2	the alicent	sued on.	et e	0	0	0	/01 /P	0	RXD → data bus, serial	42
3	int to the sub CPU,	es si tugni v	C/QN ke	A:	0	0	y <b>1</b> =	0	0	Data bus → TXD, serial	43
		,1	out is set	ni	0	(h1)o	0	01:	0	PIN → data bus, parallel AEIA	44
9-16 -H000	EDR-05R	nt 24 selected	50 de -		0	H9108	11%	0	0	O Data bus → PVOUT, parallel AdIA AAIA	45 -47
1000	e oseds Aminant about	59139195 WZ	oo am g	ala	id 12v	0	0	n(1d)	0	Serial status → data bus	
bns : f	2 are sent to slots of S	the SC785	nals fror	sig	219	0	101-1	0	0	Data bus → parameter register	48~50
of each	hen the system is off.	s shut off o	viddns.	SAV	2100	810	0	61	0	Parallel status → data bus	51~53
110000	detected is detected	weak batter  1, and K2,	not in a 3, KD, K	3,	181	110	ne <b>t</b> q	0	0	Data bus → command + parameter address	
	300,007,00 0 7101)	EC NDSW D TO	110 21 71	3) 6	*	*	*	*	1	Data bus, high impedance	* don't
		.116	zi rnerzi	8 8	dy*ie	nv# 21	uc <b>1</b> u	10	0	Data bus, high impedance	59~61
5, 6	A1, A0	In	Low		In con					th RD or WR, the CPU selects the contents of the	ne data
7	GND	Power supply	Low		Powe	r sup	ply.	hich	is an i	sput to the T2628F UART.	
8	INT	Out	High		Logic used t	al OF	R of fo	our ir	ternal	signals (RXRDY, TXRDY, PRRDY, and PTRE o the CPU.	Y) which is
9~16	D7~D0	In/Out	-Toh		Data I	bus.	ots w	high	s an II	Saus From the STO colonians	
17	vcc	Power supply	ĀΤø		Powe	r sup	oly.			orapus to the SIO Transpaladowers in Joseph Telefaci	gral state
18	GND	Power supply	-		Power	r supp	oly.			***************************************	


Pin No.	Symbol	In/Out	Active level	Pin Symbol (anoithmuse crive)						
19~26	DATA1~DATA8	In/Out	isab <u>l</u> es a od to GN	Bidirectional parallel data bus fixed to the output mode.  The input mode is established with a high CDS state and the output mode is established with a low CDS state. The contents of data are in the reverse phase.						
27	of the external BTSC	In/Out	ov <del>/_</del> ddns	Parallel mode data strobe signal.  Data strobe is sent when CDS is "1."  Data strobe is received when CDS is "0."						
28	ACK Ismered and	In/Out	ie r <u>ad</u> ed	Parallel mode acknowledge signal.  ACK is sent when CDS is "1."  ACK is received when CDS is "0."						
29	FAULT	In/Out	-	Parallel mode fault signal.  When CDS is "1," the contents of the bit "0" of the command byte are sent out.  When CDS is "0," the contents of this signal line can be known by the status bit "0."  Mainly used for detection of a fault in the device.						
30	BUSY	In/Out		Parallel mode busy signal.  When CDS is "1," a busy signal is sent.  When CDS is "0," a busy signal is received.						
31	PRIME	In/Out	_	Parallel mode input PRIME signal.  When CDS is "1," it serves as a single bit input port.  When CDS is "0," it serves as a single bit output line, but it still would be possible to choose a high level, low level, or one-shot pulse signal.  Parallel mode select signal.						
32	SLCT	In/Out	-	Parallel mode select signal.  When CDS is "1," the contents of the bit "1" of the command byte are sent out.  When CDS is "0," the contents of this signal line can be known by the status bit "1."  Mainly used for a device select.						
33	RTS	Out		Serial mode request to send signal.  A general purpose 1-bit output port in the reverse phase. By programming the bit "5" of the command byte, it is set to "0." The signal is normally used by the modem control as a request to send.						
34	DSR	In		Serial mode data set ready signal.  A general purpose 1-bit input port in the reverse phase. It is possible to know the state of the signal by interrogating the status information (bit 7) of the serial interface. The signal is normally used for tests by the modern for such as a data set ready. With the PC-1600, this signal is connected with the RXD line.						
35	стѕ	In		Serial mode clear to send signal. Connected to GND.  If the TXEN bit of the command byte has been set to "1," a high on this line enables the SMI transmit (serial).						
36	DTR KIND	Out	-	Serial mode data terminal ready signal.  A general purpose 1-bit input port in the reverse phase. By programming the bit "5" o the command byte, it is set to "0." The signal is normally used for the modem control as a data terminal ready.						
37	TXD	Out	-	Serial mode transmit data signal. Serial data output for the serial interface.						
38	RXD	In 25	-	Serial mode receive data signal. Serial data input for the serial interface.						
39	vcc	Power supply	+	Power supply.						
40	CDS	In	-	Parallel mode direction selection line. Fixed to GND, it's an input signal to determine the direction of the parallel interface. When the signal is at a low level, the parallel interface is operated in the output mode. When the signal is at a high level, the paralle interface is operated in the input mode.						
41	XCLK	In	_	Fixed to GND.  This line is an input to the internal 4-bit programmable prescaler. Its output becomes the system clock (SYS-CLK) which is used for internal timing generation and baud rate generation. Normally; 400KHz ~ 10MHz is used as the system clock frequency.						

Pin No.	Symbol	In/Out	Active level	Function 100 Inday 2
42	RESET	in aln	Low	IC reset pin. A low on this line disables all the functions of the IC.
43	P5V	In/Out	e Ti <del>e</del> co	Parallel mode signal which is fixed to GND.  When CDS is "1," it serves as a 1-bit output port.  When CDS is "0," it serves as a supply voltage input of the external device.
44	PE	In/Out	350±2030	Parallel mode paper end signal.  When CDS is "1," it serves as a 1-bit output port.  When CDS is "0," it receives the paper end signal from the external device.

rode my it be elected	When CDS is "0," it receives the	paper er	nd signal from	n the external device.	28
hand the AAR L receives data from the converted into script form and sent but	ACK is received when CDS is the	To years		tra zenami, madi	, a smol
					a as du

# 10, Connection locations and interface signal identification

Shown below is the breakdown view of the system after removeing the five screws. Connector numbers are indicated.



CN-1 and 2 are connected with solder.

CN-2, 3, and 11 are pressure fitted using rubber connectors and springs.

# List of connector numbers CN-1 (FPC PWB and key PWB)

			SD (TXD)	2		2 KINA			
Pin No.	Signal name	Pin No.	Signal name	Pin No.	Signal name	Pin No.	Signal name		
1	VCC	18	D0 TRI 28	35	PA2	52	CDA		
2	GND	19	D1 <sub>(STO)</sub> so	36	PA1	53	P5V		
3	KINO	20	RD (DSG) 20	37	PA0	54	DTR		
4	KIN1	21	D2 (ND) D2	38	E	55	DATA8		
5	KIN2	22	D3 GO	39	IOSU	56	DATA7		
6	KIN3	23	D4	40	CK0	57	DATA6		
7	KIN4	24	D5 <sub>10V</sub>	41	RSTIN	58	DATA5		
8	KIN5	25	D6	42	VGG	59	DATA4		
9	KIN6	26	D7	43	RXD	60	DATA3		
10	KIN7	27	INTO	44	TXD	61	DATA2		
11	WR	28	PC6	45	PR1	62	DATA1		
12	A5	29	PB6	46	DSR or NC	63	VEE		
13	A4	30	PA7	47	XCLK	64	DSTB		
14	А3	31	PA6	48	ON	65	BUSY		
15	A2	32	PA5	49	RTS	66	ACK		
16	A1	33	PA4	50	CSA	67	F		
17	Α0	34	PA3	51	DRA				

### CN-2 (FPC PWB and connector PWB)

Pin No.	Signal name	Pin No.	Signal name	Pin No.	Signal name	Pin No.	Signal name	
1	ACL	21	A16A	41	φOS	61	P.T	
2	SDA	22	A15A	42	DME0	62	RSTE	
3	RDA	23	A14A	43	ELH	63	M1	
4	RTS	24	A13A	44	IOE	64	ĪNT1	
5	CSA	25	CS001	45	IRQ	∂И⊃ 65	A0	
6	DRA or NC	26	CS123	46	CMTOUT	66	A1	
7	CDA	27	LHA9	47	WAIT	67	A2	
8	PR1 SWS	28	RAM3	48	CMTIN	68	А3	
9	DTR	29	RAM2	49	IORQ 01/40	69	A4	
10	AIN	30	RAM1	50	D0	70	A5	
11	SDF	31	S1	51	D1	71	A6	
12	RDF	32	S2	52	D2	72	A7	
13	Q1	33	\$3	53	D3	73	A8	
14	LB	34	ко	54	D4	74	A9	
15	BFO	35	K1	55	D5 8MO	75	A10	
16	GND	36	K2	56	D6	76	A11	
17	vcc	37	RD	57	D7	77	A12	
18	VGG	38	WR	58	KC2	78	A13	
19	VEE THE NEW DE	39	N.C.	59	PVOUT	79	A14	
20	cs24	40	MREQ	60	PU	80	A15	


# CN-3 (key PWB and programmable function key) CN-4 (RS-232C connector)

Pin No.	Signal name
1	PA6
2	KIN4
angic	KIN1
A.4	PA1
5	PA4
6	PA5
A 7AO	PA7
8	PA2
9	PA3
10	PB6
ALAG	69

Pin NO.	Signal name
1	FG
2	SD (TXD)
3.01	RD (RXD)
4	RS (RTS)
5	CS (CTS)
6	DS (DSR)
7 8	SG (GND)
8	CD
9	CI
10	VC1
11	NC au
12	NC
13	NC
14	ER (DTR)
15	NC

CN-5 (SIO (FIVER) connector)


Pin No.	Signal name
1 8/	RDF
2 10	GND
3 8/4	SDF
4	VCC
5 14	vcc



3 3A 3

TIAT


N.E.A



(analog input connector)

CN-6

Pin No.	Signal name
15	GND
2	Not used.
3	AIN



CN-7 (S1: slot 1 connector)

Pin No.	Signal name						
1	VCC	11	D3		NC	31	A6
2	PVIN	12	D2	22	A15	32	A5
3	PU	13	D1	23	A14	33	A4
4	RAM2	14	DO	24	A13	34	А3
5	PVOUT	15	INH 52	25	A12	35	A2
6	MREQ	16	S1 (0	26	A11	36	A1
7	D7	17	S2 14 1	27	A10	37	Α0
8	D6	18	S3 KV	28	A9	38	RD
9	D5	19	PT	29	A8	39	WR
10	D4	20	VGG	30	A7	40	GND

8G


CN-8 (S2: slot 2 connector)

Pin No.	Signal name							
1	VCC	11	D3	21	NC	31	A6	
2	PVIN	12	D2	22	A15	32	A5	
3	PU	13	D1	23	A14	33	A4	
4	RAM1	14	D0	24	A13	34	A3	
5	PVOUT	15	INH	25	A12	35	A2	
6	MREQ	16	K0	26	A11	36	A1	
7	D7	17	K1	27	A10	37	Α0	
8	D6	18	K2	28	A9	38	RD	
9	D5	19	PT	29	A8	39	WR	
10	D4	20	VGG	30	A7	40	GND	

# CN-9 (system bus 60-p connector)

Pin No.	Signal name	Pin No.	Signal name	Pin No.	Signal name	Pin No.	Signal name	
1	A7	16	PVOUT	31	A8	46	VBAT	
2	A6	17	D7	32	A9	47	VP	
3	A5	18	D6	33	A10	48	NC	
4	A4	19	D5	34	A11	49	MREQ	
5	А3	20	D4	35	A12	50	BFO	
6	A2	21	D3	36	A13	51	φOS	
7	A1	22	D2	37	A14	52	GND	
8	AO	23	D1	38	A15	53	GND	
9	ĪNT1	24	D0	39	VGG	54	GND	
10	M1	25	INH	40	NC	55	NC	
11	VCC	26	IORQ	41	VCC	56	DMEO	
12	NC	27	CMTIN 42 NC 5		57	WR		
13	RSTE	28	WAIT 43 FG 58		ELH			
14	PT	29	смтоит	44	FG	59	IOE	
15	PU	30	IRQ	IRQ 45 VBAT 60				

# CN-10 (AC adaptor)




# CN-12 (PWB memory and PWB connector)


Pin No.	Signal name							
1	VGG	10	A10	19	GND	28		
2	WR	11	A13	20	CS001	29	A5	
3	RAM3	12	D7	21	D2	30	A6	
4	A8	13	D6	22	D1	31	A7	
5	A9	14	D5	23	D0	32	A12	
6	LHA90	15	D4	24	Α0	33	CS123	
7	A11	16	D3	25	A1	34	A14	
8	A13A	17	INH	26	A2	35	A15	
9	RD	18	VCC	27	А3	36	CS24	




# 11. CIRCUIT DIAGRAM · PARTS POSITION KEY P.W.B. (LCD SIDE)




# KEY P.W.B. (LSI SIDE)



# **KEY CIRCUIT DIAGRAM**




F.P.C. P.W.B.





# F.P.C. CIRCUIT DIAGRAM

Unit code: DUNTK1035ECZZ




# **CONNECTOR P.W.B.**





Intentionally Blank

# **CONNECTOR CIRCUIT DIAGRAM**




# 12. PARTS LIST & GUIDE

# 1 Exteriors

1	Exteriors				
NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
	PFILW1004ECZZ	AC	N	C	Acryl filter
	PTPEH1014CCZZ PSLDP1003ECZZ	AA	N	C	FPC fixing tape Display mask
	PFILV1005ECZZ	AE	N	Č	Polarized filter
5	DUNT-1031ECZZ	AR	N	E	Soft key unit
	PGUMS1004ECZZ	AA	N	В	Rubber connector
	DUNT-1063ECZZ PGUMS1550CCZZ	AY	N	E C	LCD unit PWB-LCD connector
	MSPRC1003ECZZ	AC	N	C	Static spring A
	LANGT1001ECZZ	A D	N	С	Angle A
	L X - B Z 1 1 4 7 C C Z Z	AA		С	Screw
	DUNTG1037ECZZ	A S A K	N N	D B	Top cabinet unit (This includes No.44)
	P G U M M 1 0 0 3 E C Z Z  D U N T K 1 0 2 9 E C Z Z	BY	N	E	Spring rubber Key PWB unit (This includes No.7,8,15)
	RALMB1001ECZZ	AF	N	В	Buzzer
	DUNTK1035ECZZ	BL	N	E	FPC PWB unit
	LF i X - 1 0 0 1 E C Z Z	AB	N N	C	FPC fixing plate
	PSHEP1005ECZZ LANGK1221CCZZ	AA	IN	C	Protect sheet LCD fixing angle
	PZETL1004ECZZ	AB	N	C	Insulator sheet
21	LANGT1002ECZZ	A D	N	С	Angle B
	LX-BZ1184CCZZ	AA		C	Screw
	QCNW-1001ECZZ PCAPH1001ECZZ	A D A B	N	C	Jumper wire Protect cap
	GCABC1008ECZZ	AB	N	D	Connector cabinet
	PZETL1015ECZZ	AB	N ·	C	Insulator sheet A
28	DUNTK1071ECZA	СВ	N	E	Connector PWB unit (USA, Germany)
Here's	DUNIKIU/IECZZ	CB	N	E	Connector PWB unit (Other countries)
	X U B S D 2 0 P 0 5 0 0 0 G W A K P 1 0 4 1 C C Z Z	AA		C	Screw (2×5) Connector frame
	GFTAA1267CCZZ	AC		D	Connector cover
32	GFTAA1287CC04	AB		D	Connector cover
	PSLDC1004ECZZ	AH	N	C	Shield plate
	G C A B A 1 0 0 1 E C Z A L X - B Z 1 0 0 6 E C Z Z	A E	N N	C	Bottom cabinet Screw
	XBSSD20P08000	AA	- 11	C	Screw
	QTANZ1186CCZZ	AA		В	Battery terminal (⊕)
	QTANZ1362CCZZ	AA		В	Battery terminal (⊕,⊝)
	Q T A N Z 1 3 6 3 C C Z Z Q T A N Z 1 0 5 5 C C Z Z	AA		B B	Battery terminal (⊕,⊖)  Battery terminal (⊝)
	GFTAU1268CCSA	AB	N	D	Module cover
	GFTAB1004ECZZ	AC	N	D	Battery cover
	PZETL1016ECZZ	AA	. N	C	Insulator sheet B
	PTPEH1013ECZZ	AA	N	C	Tape
	P C A P H 1 0 0 3 E C Z Z	AB	N N	C	ANALOG in cap Key top (ON key) (30PCS/1set)
47	JKNBZ1493CCZB	AE	N	Č	Key top (OFF key) (30PCS/1set)
48	JKNBZ1493CCSA	ΑE	, N	С	Key top (SHIFT key) (30PCS/1set)
	JKNBZ1493CCSB	AE	N	C	Key top (BS key) (30PCS/1set)
50 51	JKNBZ1603CCSA JKNBZ1603CCSB	AE	N N	C	Key top (CL key) (20PCS/1set) Key top (Numeric and Arithmetic operation)
	JKNBZ1003CC3B	AE	N	Č	Key top (ENTER key) (10PCS/1set)
53	JKNBZ1492CCZE	ΑE	N	С	Key top (↑↓ key) (20PCS/1set)
	J K N B Z 1 7 3 2 C C S A	AE	N	C	Key top (SPACE key) (10PCS/1set)
	J K N B Z 1 4 9 2 C C Z A J K N B Z 1 4 9 2 C C Z D	AE	N N	C	Key top (RCL key) (20PCS/1set) Key top (♣key) (20PCS/1set)
	JKNBZ1492CCZB	AE	N	c	Key top (SML key) (20PCS/1set)
	JKNBZ1492CCSB	ΑE	N	С	Key top (SHIFT key) (20PCS/1set)
	JKNBZ1492CCSA	ΑE	N	С	Key top (CTRL key) (20PCS/1set)
	JKNBZ1731CCSA PZETL1296CCZZ	AF	N	C	Key top (Alphabetic keys) Sheet B
	PSHEZIOISECZZ	AA	N	C	Sheet
	B PSLDC1013ECZZ	AB	N	č	Shield plate B
64	PZETL1018ECZZ	AB	N	С	Insulator sheet
	PSLDC1012ECZZ	A D	N	C	Shield plate A
	PZETL1019ECZZ PCUSG1002ECZZ	AA	N	C	Insulator sheet Cushion rabber
115		117	<del>- ''</del>		
501	DUNT-1086ECZZ	СС	N	Е	Key PWB+FPC PWB unit
					A contract to the second of th
<b>-</b>	+	-	-	-	

# 2 Key PWB unit

NO.	PARTS CODE	PRICE	NEW	PART		DESCRIPTION
1.0.		RANK	MARK	RANK		DEGORITITON
1	DUNT-1063ECZZ	AY	N.	E	LCD unit	
2	PGUMS1550CCZZ	A C		С	PWB-LCD connector	
3	PSHEG1035CCZZ	AA		С	Sheet	



2 Key PWB unit

NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
4	RALMB1001ECZZ	AF	N	В	Buzzer
	RC-CZ1021CCZZ	AB		С	Capacitor (0.1µF)
6	RC-SZ1007CCZZ	AF		С	Capacitor (1µF)
7	R V R - Z 2 4 0 0 Q C N 1	AF	11	В	Variable resistor (20KΩ)
Q	VH i HD 6 1 1 0 2/-1	AX	N	В	IC (HD61102)
	VH i HD 6 1 2 0 3 /- 1	AX	N	В	IC (HD61203)
10	VHITC8576F/-1	AY	N	В	IC (TC8576F)
11	VRS-TP2BD102J	AA		С	Resistor (1/8W 1K $\Omega$ ±5%)
12	VRS-TP2BD104J	AA		C	Resistor (1/8W 100K $\Omega$ ±5%)
12	VRS-TP2BD113J	AA		С	Resistor (1/8W 11KΩ ±5%)
14	VRS-TP2BD362J	AA	N	C	Resistor (1/8W 3.6KΩ ±5%)
14	(Unit)	a h		(6	CT DAULWS/Showed State of A A BELL BILLING A LOCAL CO.
901	DUNTK1029ECZZ	ВΥ	N	E	Key PWB unit
	2 Sept 1 1 2 Sept 1 1 3	3 1 W	1 15	(6	TE BIGI M8/18/06/2017 COOK TO THE PROPERTY OF
				(8	TO I A C C T A C O D C C C C A C A C C C C C C C C C C C C
Sid.	ALEBERTAL LE MIL	A E L N	0	1,0	TI THE TABLE WE ARE TO THE TOTAL OF THE TABLE OF TABLE OF THE TABLE OF THE TABLE OF THE TABLE OF THE TABLE OF TABLE OF THE
63.0	# # # # # # # # # # # # # # # # # # #	4 B . R	0.		(MIRLIARU) TORRESTER ERECTOR OF L. CAPIERS E. COMMISSION OF THE CO

3 FPC PWB unit

10.	PARTS CODE	PRICE	NEW MARK	PART	DESCRIPTION	A (Jatu)
1	VHiSC7852//-1	BG	N	В	IC (SC7852)	IST WILL A THUS [IC1]
2		AY	N	В	IC (LH5803)	[IC2]
3		AY	N	В	IC (LU57813P)	[IC3]
4	VHILR38041/-1	AR	N	В	IC (LR38041)	[IC4
	VH i i R 9 4 3 1 N/-1	AG	N	В	IC (IR9431N)	[IC5
2	VRS-TV2AD104J	AA	N	С	Resistor (1/10W 100KΩ ±5%)	[R1~13,15~38,42,43
6	VRS-TV2AD104J	AA	N	С	Resistor (1/10W 100K $\Omega \pm 5\%$ )	[R46~50,52,53,57~59]
7		AA	N	С	Resistor (1/10W 4.7KΩ ±5%)	[R14]
	VRS-TV2AD473G	AA	N	C	Resistor (1/10W 47K $\Omega$ ±2%)	[R40]
0	VRS-TV2AD333G	AA	N	C	Resistor (1/10W 33K $\Omega$ ±2%)	[R41
10	VRS-TV2AD105J	AA	N	C	Resistor (1/10W 1.0M $\Omega$ ±5%)	[R44
11		AA	N	C	Resistor (1/10W 1.0K $\Omega$ ±5%)	[R45
12	VRS-TV2AD1023	AA	N	C	Resistor (1/10W 10KΩ ±5%)	0 3 3 150 1 X 3 H 2 9 [R51
	VRS-TV2AD223J	AA	N	C	Resistor (1/10W 22KΩ ±5%)	[R54
14	VRD-HT2EY102J	AA	N	C	Resistor (1/4W 1K $\Omega$ ±5%)	[R60
15	VRD-HT2EY563J	AA	N	C	Resistor (1/4W 56K $\Omega$ ±5%)	[R61
	VCCCTV1H3101J	AA	N	C	Capacitor (50WV 100PF)	[C1,2,4,5
17	RC-KZ2243YAZZ	AB	N	C	Capacitor (0.1µF)	[C3,6,7,12
18	VCCCTV1H3220J	AA	N	C	Capacitor (50WV 22PF)	[[C8,9
	VCCCTV1H3470J	AA	N	C	Capacitor (50WV 47PF)	[C10,11
	VCCCTV1H3471J	AA	N	C	Capacitor (50WV 470PF)	[C13
21	RCRSZ1002ECZZ	AF	N	В	Crystal (3.58MHZ)	[X1
	RCRSZ1032CCZZ	AE	1	В	Crystal (2.6MHZ)	[X2
22	RCRSP1036CCZZ	AH		В	Crystal (32.768KHz)	[X3
23	RCRSZ1001ECZZ	AE	N	В	Crystal (1.229MZ)	[X4
24	RH-TX1014CCN1	AC	<u> </u>	C	Transistor (2SD1048)	[Q1
25	(Unit)	10		+		
001	DUNTK1035ECZZ	BL	N	E	FPC PWB unit	
901	DUNIKIUSSECZZ	1 2		_	3 1 3 3 3 3 3 3 3 3 3 3 3 4 3 3 3 3 3 3	
551	212770022 1 1 1 1 1 1		1.0		THE STREET STREET	, ,
_	7.0 1					

4 Connector PWB unit

VO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
1	MSPRC1277CCZZ	AA	I	С	Connector spring (for 15pin connector)
2		AA		С	Nut fixing sheet (USA, Germany)
	PSPAP1207CCZZ	AA	1::0	С	Connector spacer
4	PZETL1012ECZZ	AA	N	С	Battery insulator sheet
5	QCNCW1002EC0E	AK	1.5	С	Connector (5pin)
6	QCNCW1293CCZZ	AY		С	Connector (60pin)
7	QCNCW1294CCZZ	AX		С	Connector (40pin)
	QCNCW1368CC1E	A M	1.20	С	Connector (15pin)
	QCNTM1051CCZZ	AB		С	Reset terminal
10	QCNW-1001ECZZ	A D		С	Jumper wire
11	QJAKG1001ECZZ	A D	N	С	Jack (HST0861-440)
12	QJAKC1003CCZZ	A D	1	В	Jack for AC adaptor
13	QTANZ1004ECZZ	AA	N	С	Terminal
14	RC-CZ1021CCN1	AB	1. 2.	С	Capacitor (0.1µF)
15	RC-CZ1037CCN1	AB	1	С	Capacitor (0.01µF)
16	RC-CZ1038CCN1	AB	1	С	Capacitor (470pF)
17		AB	1	С	Capacitor (6.3WV 22μF)
18		AC		С	Capacitor (10WV 22µF)
19		AB		С	Capacitor (6.3WV 47µF)
	RC-EZ476BCC1A	AB	LE	С	Capacitor (10WV 47μF)
21		A D	I L	С	Coil (USA, Germany)
	RH-DZ1005CCN1	AC	Link	В	Diode (DAP202)
23	B RH-DZ1008CCN1	AC	1.5	В	Diode (DAN202)

# 4 Connector PWB unit

4	Connector PWB u	nit			
NO.	PARTS CODE M O	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION 3000 218A9 ON
24	RFILN1008CCZZ	AH		С	Filter (ESD-H-14B)
	RTRNZ1001ECZZ	AE		В	Transformer (1) rotiosgs (2) (2) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4
26	VHD10E1N///-1	AB		В	Diode (10E1N)
27	VHD11DQ03//-1	AE		В	Diode (11DQ03)
	VHiBX7269W/-1	AV		В	IC (BX7269W)
29	VH i T C 5 5 6 5 F 1 5 L	AW		В	IC (TC5565F15L)
30	VH i 5 0 3 4 7 C//-1	AW		В	IC (50347C)
31	V H i 5 3 2 5 7 F 5 2 1 2	A W	N	В	IC (53257F5212)
33	V H i 5 3 2 5 7 F 5 2 1 3	AW	N	В	IC (53257F5213)
34	VH i 5 3 2 5 7 F 5 2 1 4	AW	N	В	IC (53257F5214)
35	VRS-TP2BD103J	AA		C	Resistor (1/8W 10K $\Omega$ ±5%)
	VRS-TP2BD104J	AA	200	C	Resistor (1/8W 100KΩ ±5%)
37	VRS-TP2BD153G	AA	5	С	Resistor (1/8W 15K $\Omega$ ±2%)
38	VRS-TP2BD223J	AA	1 5 2 7	С	Resistor (1/8W 22KΩ ±5%)
39	VRS-TP2BD333G	AA	N	С	Resistor (1/8W 33K $\Omega$ ±2%)
	VSDTA114YM/-1	A C	N	В	Transistor (DTA114YM)
41	VSDTC144M//-1	AB	N	В	Transistor (DTC144M)
					TOAG WEW INDICE
	(Unit)	1114	1000	30.7	MULT PERKIS CODE PANK-PARRI PARK
001	DUNTK1071ECZA	CB	N	E	Connector PWB unit (USA, Germany)
901	DUNTK1071ECZZ	СВ	N	Ε	Connector PWB unit (Other countries)
1031		-			No. 2 VHILLUS 7 R 1 3 FEED LAV. NO. 18" (COLUSTRISP)
(105)	,			3 1 1	MIERORIA N. B. LEGISTO
2.43]	181-13.15-38.4			S (202	TO A DESCRIPTION A DESCRIPTION OF THE SECRETARY AND A DESCRIPTION OF THE SECRETARY AND A SECRE

5	Packing material	& Ac	cesso	ories	
NO.	PARTS CODE	PRICE RANK	NEW MARK	PART	DESCRIPTION
1	LPLTP1002ECZZ	A C	N	D	Top plate VOT 1 Proteins Research and Mark Control of the Control
2	LPLTP1003ECZZ	A C	N	D	Top plate 1 (1) to
3	PSHEZ1014ECZZ	AE	N	C	Soft case sheet moteless to the second secon
R54	TiNSE1029ECZZ	ΑZ	N	D	Instruction book (USA)
4	TiNSG1031ECZZ	ΑZ	N	D	Instruction book (Germany)
	TiNSE1030ECZZ	ΑZ	N	D	Instruction book (English)
5	TCAUH1006ECZZ	AA	N	D	Caution card Anatogogo Company
6	UBAGC1290CCZZ	AR		D	Soft case (10) rotage(4)
7	SPAKA0101ECZZ	A D	N	D	Packing cushion (Germany only)
8	SPAKA0045ECZZ	AK	N	D	Packing cushion
9	SPAKC0077ECZZ	AH	N .	D	Packing case
10	PTPEZ1009ECZZ	AB	N	С	Double—side tape
11	TCAUH1001ECZZ	AB	N	С	Module caution card
[X3]					TOSIS CERPTORS CODE TO LAND BUILDINGS TESSANT
AX.)					COLD COST DOLLE COZY LAFT N LA CONSTRUCTOR
					London Company
					ENGLIDINTK: 035EC22 BIT N 4-E FPC PWB unit 6
		-			
		-			
					4 Connector PWB unit
				Car.	a control was lasted leading to the control of the
	71 0/	il i stal	0.00	0.0	PARTS CODE SANK SARK RAHK
			(nois	anniba ni	1982 S R P P P P P P P P P P P P P P P P P P
		18/		manu)	ESTERNING STORES LAND STORES CONTRIBUTION STORES (USA GO
		18/			E 3 P S P A P 1 2 B A C C 2 7 C A A C C S Monnector spacer
		1			See of Section 19 sector 19 to
			ton.		TELEGRAPHICAM 1 0 0 2 E CREE LAK LIKE L. C.   Connector (5cm) - 10
				5-274	CALO DIN CWI 2 9 3 0 0 2 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
				The second second	TYTO r in r with a grant control of the control of
					PRIOR NEW 13 STREET F of AM
					CONTINE OF COLORS AR C Result terminal
					IN GONW TABLECTT AD C lumber wire
		1			THE LAY CLOSE CO. T. C. LINCK CHSTORE: - 440)
		1			and naha A and shall S
					Tarior a siza a a so
-					(2) 1 (1) 1 (2) 1 (3) 1 (4) 1
		+	-		THE PROPERTY OF THE PROPERTY O
		+	-		CALATAL EL LE LA CONTRACTOR DE LA CONTRA
		+	-		THE CONTROL OF THE CO
		+			CONSTRUCTION OF THE PROPERTY O
		+	-	-	P. Brooker C.
		+			TO BE CHEZHARISTER BETCHELLER AND THE TELEFOROGENEERS AWERS AND THE
		-	-		CRUTA WOUTTAINERST CO. T. FA. ALTONIA TA S. C. O. A.
		-	-		Annual AZIVIAN I SALES AND
		+			22 8 H - D 24 D D C C O N 1 A D 8 H D 044 (DEP 202) 22
		1	1	I	TORDINARY - L- C   C   C   C   C   C   C   C   C   C

# ■ Index

Index					
PARTS CODE	NO.	PRICE	NEW	PART	PARTS COL
	NO.	RANK	MARK	RANK	
[D]				_	
DUNT-1031ECZZ	1- 5	AR	N	E	
DUNT-1063ECZZ	1- 7	AY	N	E	
//	2- 1	AY	N	E	
DUNT-1086ECZZ	1- 501	CC	N	E	
DUNTG1037ECZZ	1- 12	AS	N	D	
DUNTK 1 0 2 9 E C Z Z	1- 14	BY	N	E	
//	2- 901	BY	N	E	
DUNTK1035ECZZ	1- 16	BL	N	E	
//	3- 901	BL	N	E	57
DUNTK1071ECZA	1- 28	CB	N	E	
//	4- 901	CB	N	E	
DUNTK1071ECZZ	1- 28	CB	N	E	172
//	4- 901	CB	N	E	240
[G]	1 24	A F	N.	-	
GCABA1001ECZA	1- 34	AE	N	D	
GCABC1008ECZZ	1- 26 1- 31	AB	N	D	
GFTAA1267CCZZ		AB		D	
GFTAR1287CC04	1- 32		N	D	
GFTAB1004ECZZ	1- 42	A C A B	N		
GFTAU1268CCSA GWAKP1041CCZZ	1- 41	AF	N	C	
	1- 30	AF		C	
[J] JKNBZ1492CCSA	1- 59	AE	N	С	
JKNBZ1492CCSA JKNBZ1492CCSB	1- 59	AE	N	C	***************************************
JKNBZ1492CCZA	1- 55	AE	N	C	
JKNBZ1492CCZA JKNBZ1492CCZB	1- 57	AE	N	C	
JKNBZ1492CCZB	1- 56	AE	N	C	
JKNBZ1492CCZE	1- 53	AE	N	C	
JKNBZ1492CCZE JKNBZ1493CCSA	1- 48	AE	N	C	
JKNBZ1493CCSB	1- 49	AE	N	C	
JKNBZ1493CCZA	1- 46	AE	N	C	
JKNBZ1493CCZB	1- 47	AE	N	C	RO SING BRIDGE
JKNBZ1603CCSA	1- 50	AE	N	C	
JKNBZ1603CCSA	1- 51	AE	N	C	
JKNBZ1731CCSA	1- 60	AF	N	C	
JKNBZ1731CCSA	1- 54	AE	N	C	
JKNBZ1732CCZA	1- 52	AE	N	C	
[L]	1 32	\ L	- 14	-	
LANGK1221CCZZ	1- 19	AD		С	
LANGTIOOIECZZ	1- 10	AD	N	C	
LANGT1002ECZZ	1- 21	AD	N	C	
LFIX-1001ECZZ	1- 17	AB	N	C	
LPLTP1002ECZZ	5- 1	AC	N	D	
LPLTP1003ECZZ	5- 2	AC	N	D	
LX-BZ1006ECZZ	1- 35	AA	N	C	
LX-BZ1147CCZZ	1- 11	AA		C	
LX-BZ1184CCZZ	1- 22	AA	print	C	Tylet-2-tilet-
[M]	N 80 80	ds di	ASC	char	ecters Electron
MSPRC1003ECZZ	1- 9	AC	N	C	A
MSPRC1277CCZZ	4- 1	AA	ACT 10 12 12 12 12 12 12 12 12 12 12 12 12 12	C	*
[P]	and pr	ST AUT			
PCAPH1001ECZZ	1- 25	AB	N	С	
PCAPH1003ECZZ	1- 45	AB	N	C	
PCUSG1002ECZZ	1- 67	AA	N	C	UP to No more
PFiLV1005ECZZ	1- 4	AE	N	С	
PFiLW1004ECZZ	1- 1	AC	N	С	
PGUMM1003ECZZ	1- 13	AK	N	В	
PGUMS1004ECZZ	1- 6	AA	N	В	
PGUMS1550CCZZ	1- 8	A C		C	
	2- 2	AC		С	
PSHEG1035CCZZ	2- 3	AA	i insti	С	which can had
PSHEP1005ECZZ	1- 18	AA	N	С	
PSHEZ1014ECZZ	5- 3	AE	N	C	77
PSHEZ1015ECZZ	1- 62	AA	N	C	
PSHEZ1144CCZZ	4- 2	AA		С	
PSLDC1004ECZZ	1- 33	AH	N	С	
PSLDC1012ECZZ	1- 65	A D	N	С	
PSLDC1013ECZZ	1- 63	AB	N	С	
PSLDP1003ECZZ	1- 3	A C	N	С	
PSPAP1207CCZZ	4- 3	AA	armor	С	THE DESIGNATION OF THE
PTPEH1013ECZZ	1- 44	AA	N	С	AF SM TOT
PTPEH1014CCZZ	1- 2	AA		С	
PTPEZ1009ECZZ	5- 10	AB	N	С	
PZETL1004ECZZ	1- 20	AB	N	С	
"	4- 4	AA	N	С	
PZETL1015ECZZ	1- 27	AB	N	С	
PZETL1016ECZZ	1- 43	AA	N	С	
PZETL1018ECZZ	1- 64	AB	N	С	

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	BEU ASIMAGI LIBER OF LEARN
PZETL1019ECZZ	1- 66	AA	N	С	Carried Line of
PZETL1296CCZZ	1- 61	AA	10	С	I AGE OT LOOK
QCNCW1002EC0E	4- 5	AK	15	С	tonacer_sev
QCNCW1293CCZZ	4- 6	AY		Č	SCARCET SON
QCNCW1294CCZZ	4- 7	AX	-1 -6	C	TIDACVI-29V
QCNCW1368CC1E	4- 8	AM	7 - 2	С	SIGACVI-28V
QCNTM1051CCZZ	4- 9	AB	2 -5	С	TIMBEVI-28V
QCNW-1001ECZZ	1- 23	AD	3 5	C	1970
QJAKC1003CCZZ	4- 10	A D	11P	C B	NICASVT-PRV
OJAKG1001ECZZ	4- 12	AD	N	C	CCACSTADEV
QTANZ1004ECZZ	4- 13	AA	N	C	5 8 71 A D U 1 _ 2 G U
QTANZ1055CCZZ	1- 40	AA	3 - 5	В	VBS-TV20DA7
QTANZ1186CCZZ	1- 37	AA	16 -A	В	CMY ETTATORY
QTANZ1362CCZZ	1- 38	AA	A - A	В	VSDTCLASS
QTANZ1363CCZZ	1- 39	AA		В	[X]
[R] RALMB1001ECZZ	1- 15	AF	N	В	N S D S D S D S D S D S D S D S D S D S
//	2- 4	AF	N	В	0 2 8 9 B C D 2 2 B Y
RC-CZ1021CCN1	2- 5	AB	10 -1	C	o and ne nagriy
"	4- 14	AB		С	
RC-CZ1037CCN1	4- 15	AB	OCTO.	С	
RC-CZ1038CCN1	4- 16	AB		C	
RC-EZ226ACC0J RC-EZ226ACC1A	4- 17 4- 18	A B	(2-45	C	est- year-butter a basely-to
RC-EZZZGACCIA RC-EZ476BCC0J	4- 18	AB	W.S.	C	
RC-EZ476BCC1A	4- 20	AB		C	
RC-KZ2243YAZZ	3- 17	AB	N	С	一十二年初十十二十十十日十十一十
RC-SZ1007CCZZ	2- 6	AF		С	
RCiLZ1032CCZZ	4- 21	A D		С	
RCRSP1036CCZZ	3- 23	AH		В	
RCRSZ1001ECZZ RCRSZ1002ECZZ	3- 24	A E	N	B	
RCRSZ1002ECZZ	3- 22	AE	IN	В	Signature and the second
RFiLN1008CCZZ	4- 24	AH	707	C	
RH-DZ1005CCZZ	4- 22	AC		В	
RH-DZ1008CCZZ	4- 23	AC		В	
RH-TX1014CCN1	3- 25	AC		С	
RTRNZ1001ECZZ	4- 25	A E		B	
RVR-Z2400QCN1	2- 7	AF	-	В	
SPAKA0045ECZZ	5- 8	AK	N	D	
SPAKA0101ECZZ	5- 7	A D	N	D	
SPAKC0077ECZZ	5- 9	AH	N	D	
[T]					
TCAUH1001ECZZ	5- 11	AB	N	C	
TCAUH1006ECZZ TiNSE1029ECZZ	5- 5	AA	N N	D	
TiNSE1030ECZZ	5- 4	AZ	N	D	
TiNSG1031ECZZ	5- 4	AZ	N	D	
[U]	TO PARTY	41	11000	l wilde	THE TOTAL
UBAGC1290CCZZ	5- 6	AR	Coner	D	
[V]	2 10		- 11	_	
VCCCTV1H3101J VCCCTV1H3220J	3- 16	AA	N	C	
VCCCTV1H3220J	3- 18	AA	N	C	
VCCCTV1H34703	3- 20	AA	N	C	
VHD10E1N///-1	4- 26	AB		В	
VHD11DQ03//-1	4- 27	AE	elettering.	В	25 20 20 20 20 20 20 20 20 20 20 20 20 20
VH i B X 7 2 6 9 W/-1	4- 28	AV	londer.	В	
VH i HD 6 1 1 0 2 /- 1	2- 8	AX	N	В	
VH i HD 6 1 2 0 3 / - 1 VH i i R 9 4 3 1 N / - 1	2- 9	AX	N	B	
VHILH5803//-1	3- 5	AG	N	В	
VHILR38041/-1	3- 4	AR	N	В	
VHILU57813P-1	3- 3	AY	N	В	
VHiSC7852//-1	3- 1	BG	N	В	
VHITC5565F15L	4- 29	AW		В	
VHiTC8576F/-1	2- 10	AY	N	В	
VH:502470//-1	A- 20	A 14/		D	
VH i 5 0 3 4 7 C//-1 VH i 5 3 2 5 7 F 5 2 1 2	4- 30	AW	N	B	
VH i 5 3 2 5 7 F 5 2 1 3	4- 33	AW	N	В	
VH i 5 3 2 5 7 F 5 2 1 4	4- 34	AW	N	В	
VRD-HT2EY102J	3- 14	AA	N	C	
VRD-HT2EY563J	3- 15	AA	N	С	
VRS-TP2BD102J	2- 11	AA		C	
VRS-TP2BD103J VRS-TP2BD104J	4- 35 2- 12	AA		C	
V N 3 - 1 P Z B D I U 4 J	Z- 1Z	AA		C	

PART	S CODE	NO.	PRICE	NEW MARK	PART RANK	PARTS COR
VRS-TP	2BD104J	4- 36	AA		C	PARIS CINAM
	2BD113J	2- 13	AA	80	C	0381013133
VRS-TP	2BD153G	4- 37	AA	0 1	C	JUSES IN FIRE
	2BD223J	4- 38	AA		C	9197
	2 B D 3 3 3 G	4- 39	AA D	N	C	J.F. V. U. I. W. U. W. J.
	2BD362J	2- 14	AA	N	C	JOCESTWONG
VRS-TV	2 A D 1 0 2 J	3- 11	AA	N	C	DOFESTWOME
VRS-TV	2 A D 1 0 3 J	3- 12	AA	N	C	JJOOCEMANJ
	2 A D 1 0 4 J	3- 6	AA	N	C	JULICULATIO
	//	3- 6	AA	N	C	Jaioul-Wio
	2 A D 1 0 5 J	3- 10	AA	N	C	
	2 A D 2 2 3 J	3- 13	AA	N	C	JACUUTUANI
VRS-TV	2 A D 3 3 3 G	3- 9	AA	N	C	JALUUTUAMU
VRS-TV:	2 A D 4 7 2 J	3- 7	AA	N	C	Dareveranal
	2 A D 4 7 3 G	3- 8	AA	N	C	J J-6 C U 1 2 76 7
VSDTA1	14YM/-1	4- 40	AC	N	В	JUGGULARAT
VSDTC1	4 4 M//-1	4- 41	AB	N	В	THREETSOLDS
	X]	La contraction	55.1	6 14	7.7	JUCOCIAMAY
XBBSD2	0P08000	4- 42	AA		С	1711
XBSSD2	0P08000	1- 36	AA		C	TELLARIDERA
	0-16000	4- 43	AA	·	C	
	0P05000	1- 29	AA	5	C	00120120-0
201 1 200		DE LA	9.5	19		Name of the last o
			8.5	Z	1. 15	10150177-0
	- Y		9.8.	U P	110	000001110
			9.8	A. TE	1.0	03807773-0
	and the House		40-1	H. 38.	2.52	JUE 02223-0
	maria di manda di Santa	-	9.6	1 -8	60	73007+73-71
	W-12	HOME	961	2000	E AL	12001 P 3 3 - 01
Committee September Committee	and the same	and in a	g A	y Su	ha de	216477790
49.	AAATA KO	ADE L	THEF	F 2 3 1	17.7	30100175-0
	- X.	-	y And	7	77	5020012510
			20.0	9	1.22	10000 BARBARA
		1 1	SAI	A	1 4 4	721 00 1 W 5 m V 1
		2.20.1	TALL	3. 39	11 77	132 11 11 13 CH 89
			2.5	5 76	11 23	2006013670
		1	28.	2 7	2.22	0 3 5 0 0 1 M D-1 37
	9.1		VA.L	Q. 70	7.7	JUSUUTAU-M
	and the same of th		40.0	3		2000 U V 1-3800 HD
			23	7 79	1.17	2 G F I 1 1990 I TON
	1,0		3.8 1	a	99	Jari U U I a maia J
	5		18		1,11	SAN OF THE LINES
			22.1			Jac P V V HOTEL
		91-	Q.A	2 20	7	JJI DI WAMATE
		L. Charles	0.0.1		77	22 L L PROMATE
			a de la decembra			
		and the same	2.6	1	23	191 LATURA
	and the second	Land Down	70-1-1			TTO A B TURNI
		NI J	de Cale		77	THE PETER TO SEE
	and the second		2011		1	PSECRISCULI
		17	74	39	77	THESTORMI
				e de la composición dela composición de la composición de la composición dela composición dela composición dela composición de la composición de la composición de la composición de la composición dela composición de la composición dela c	10000	1.0.1
		and the same		76	- 27	THE REAL TORNER
		learning and a		Si caración de la compania del compania de la compania del compania de la compania del la compania de la compan		
		Autor Carrier	7.0	Jun 2000		TIPUTATOONA
	and the Horn	printle and	2013	1 2	6.0	TENTALONO.
			33.11	13	6.4	SENTALSOOM
		and the second	86.11	224	ank la	SEPTAINOUS
	9		3811	2 3	JI	ZWIZMINUA
			2.5	2 3	17	CVE ABATTAME
			18 11	22	1	MEGZ IXOLDY
		N N	38.13		17	ZZATIONHIBA
	www.proposition	and and	SALL		and To	PERFERENCE
		W. VI	UA LO			MITTERNIUM
	9	- 2		- 1	15	CZCUSCHILHY
	- Land		3.9. 1.1		1.3	TEAGERTIES
		27	Marks			CICICILITY
		and balance	28	B		77768776101
			3.0	S	1.0	RESECUTION
				A		7016001164
		Yr.,	1 2 13			
		VI.	1.2.1.3			
		X	78.11			varia u 3 4 7 GZ
		V	7.5 13			VIII DO S DO LES
			7.5 13 1.5 13		11	797 28 26 1 H V
			7.5 1.3 Y 5. 1.3			231236061EV 2312360EV 2012360EV
	8 8 9 9		7.5		14	XOVPŠUCISU SULJES SULJESCISU SULJESCISU SULJES
		70	10		14	X3
		1			1 A	CORPORED NO CONTROL OF THE CONTROL O

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	DARTS COL
		77.1		1 22	737 CV 1 1991
	1 2	TA			22 C 0 C 1 - 1 M W W
U A	Pi I	CA I		1 77	23 1 6 9 1 0 1 M UN
7		18	1 -1	2.2	DEEDIALNUU
	2	80.1	7- 3n	AS	DSINDJATNUK
	7	6 J	77 EY	1	23110771800
		3/	E 1.	82	051001A8A0
4	1	JA	L -1	77	DISTUUD BADE
		DA I	P -1	A C	Jardyl BALSO Junes Luarso
		J.A.	)cL	7.7	201 ° 9 1 7/1886
	1 VI	2 A	C 71	8 C	7026 F L 2047
3	N N	3 A	E -1	. d 2	TO A SEPTEMBLE
	1 20	2.5 L	pp -1	A C	OUTERIADORS.
	V1	28	P 11	N Z	JUSEPLSENAL
J		3 A J	C1	N Z	2011 0 0 1 3 0 W A L 2011 0 0 1 3 0 W A L
39.77	N N	16   18	G 71	A C	1488841 177 CC
		GA I			ZOSESISERNA ZOSESISERNA ZOSESISERNA
J.	L M	UA .	1 -1 2 -1	7.7	JETUUT LÄNAS JESTUUT LÄNAS
W W	n n	U.A.		77	73700141587 73700141587
0	И	BA I	E -1	2.2	13/51/2/23 13/58/18/23
		8.8.		77	1.7 F 8 1 1 1 5 = A 3
	KI -	NA.	-9	7.7	73.1 1.1 1.3 1.3 1.5 M
			2 - 1 0 - 1	77	73 LUUTAHAJA 73 LUUTAHAJA
	- 11	3 N	0 -1	7.7	73 2 0 0 1 7 1 1 3 3
	71	MA LA		- 22	/ A R B U U I WALLESS / A R B U U I R MU A B   A R B U U I R MU A B
		29 14	-1	- 22	NA TELEVISION DE
	77	AA JA		- 77	Maneou Loanan Maneou Loanan
	N.	1 A L	0 71	77	HERE WILLIAMS AND A STREET
	6	TA IS		27.7	ESTRICTORS A
3	11	3 A 1 A	0 . =1	27.	12 F 13 C 1 3 F 3 E 1
				2.3	
	, n	18   1 18   1		1. A. A.	3 - 5 9 2 3 7 3 3 M
	N.	LA I		-	45131334
	Y1			7.7	3010111328

# MODEL CE-1600P

### 4-color plotting printer

Table C	contents - the in the Added to the forestern from the area and an area and
1. Specifications	6. Service precautions
	7. Printer block (PTMPG3308)
3. Description of each block 65	8. Circuit diagram
4. CMT interface	9. Parts signal layout
5. Power supply circuit 68	10. Parts list and parts guide91

### 1. Specifications

Model name:

CE-1600P

Type:

Printer/cassette interface

Print method:

X-Y plotting

Print capacity:

160 printing positions/line (with minimum size print characters)

Printing colors:

Four colors of black, blue, green, and red

Printing character size:

Nine sizes (0.8 mm x 1.2 mm  $\sim$  7.2 mm x 10.8 mm).

Printing directions:

Four directions.

Minimum print pen moving distance:

0.2 mm

Printing speed:

5 characters/second, average (printing the size 2 characters in black with all kinds of ASCII characters (96)). The printing speed is subject to variation depending on the print contents and program.

Print form:

210 mm wide roll paper whose roll size is up to 40 mm (EA-4AR1).

216 mm wide roll paper (EA-1LR1).

Cut sheet (A4 or letter size)

Power supply:

From the internal rechargeable batteries which can be recharged through the AC adaptor (EA-160).

Power consumption:

6VDC , 5.7W

Maximum printable lines per charge:

About 250 lines after 8 hours of recharge (continuous printing 40 digits of "5" of the print size 2 in black on a single line under the operating temperature of 20°C).

Operating temperature:

5°C~40°C

Physical dimensions:

320 mm (W) x 221.5 mm (D) x 46 mm (H)

#### Weight

About 1.6 kg including the pocket.

#### Accessories:

EA-160 AC adaptor, hard case, roll paper (1 pc), pen (2 pcs each of black, blue, green, and red), tape recorder interfacing cable (1 pc), paper holder (1 set), shaft (1 pc), instruction book

#### = About output error =

On account of a mechanical accuracy, a slight error may appear on the output. The error is larger in the direction Y (vertical) than in the direction X (horizontal). It is preferable to have accurate output to avoid repeated operation in the direction Y (paper feeding direction) when programming.

#### **Options**

The following options are available for the CE-1600P.


description of the second	Item	Product name	Note
1	Roll paper	EA-4AR1	210mm wide, 14m long, 40mm roll
2	Roll paper	EA-1LR1 (only in U.S.A. and Canada)	216mm wide, 40mm roll
3	Print pen M	EA-850B	Contents of 4 pens of black.
4	Print pen	EA-850C	Contents of one each pen of black, blue, green, and red.
5	Floppy disk drive	CE-1600F	2.5" floppy disk drive unit
6	Cassette tape recorder	CE-152	MINI, IORO

### 2. Block diagram


Since the printer, cassette, and floppy disk drive are all controlled by the PC-1600, the CE-1600P and PC-1600F can not operate by itself.

Battery, however, can be recharged without intervention of the PC-1600.

A 32KB ROM within the CE-1600P contains the program to operate the printer, cassette, and floppy disk drive.



(Fig.1) CE-1600P block diagram




(Fig.1) LR38045 gate array block diagram

# 3. Description of each block


# 3-1. LR38045 gate array

Table below shows the functions and port address of the gate array block.

Block	Function HO Jeron 9								
Bu (8-bit I/O buffer)	A bidirectional 8-bit input/output buffer.								
Mu (multiplexer)	Used to select FF1, FF2, FF3, or PA port when data are read from the gate array.								
FF1~FF3 (8-bit latch)	FF1: The interrupt circuit is controlled with an FF1 output. For instance, when a certain bit is set to "1", the input signal to the PA port (PA0~61) which corresponds to the bit is sent on the IRQ line as an interrupt signal.  FF2: PB port (PB0~7N) latch FF3: PC port (PC0~7N) latch								
DC1~3 (decoder)	DC1: For generation of 32KB ROM chip select signal. (CSNO) DC2: For generation of 2.5" FDD select signal. (IO7N) DC3: For selection of FF1~FF3 and FFD reset latch at the time of data write. Or selection of FF1~FF3 or PA port at the time of data read.								
INT (interrupt circuit)	Inputs to the PA port (PA0~61) are ORed and sent on the IRQ line as an interrupt signal.  As PA0~61 correspond to Q0~Q6 of FF1, the interrupt is enabled when FF1 is set with "1".  (Fig. 3 shows the quivalent circuit of the interrupt circuit.)								
	PA01 PA01 PA01 PA01 PA01 PA01 PA01 PA01								
	To multiplexer abia 0081-09 and r								
RST (reset circuit)	FF1~3 are reset by this circuit, when a reset signal is received on RSTI.  At the same time, the 2/5" FDD reset signal (RSTN) is issued which will be kept active until cleared by software.								



NOTE: Ports, PA, PB, and PC, are all active high within the gate array, but they are converted to active low signals outside of the gate array.



For instance, if "1" is set to Q0 of FF2, the PB0N output becomes low.

Description of each block

Port	addı	ress	o gu							dos	y disk drave are	Table-1					gate an		3-1, LF												
IORQ	HITTE In te	Alei Diu	of to	Add	Address				WR	RD	Operation	able below shows the functionated port address of the																			
М1	A7	A6	A5	A4	А3	A2	A1	A0	700	הט	Operation	D7	D6	D5	D4	D3	D2	D1	D0												
1	1	0	0	0	0	0	0	0	0	1	Write data to FF1	0	ffer,	Printer CR INT Enable	Printer SW INT Enable	FD INT Enable	Reverse PF key INT Enable	PF key INT Enable	CC key INT Enable												
	1						-		1	0	Read data from FF1	Ť,	t	1	1	†	1	191130 01	1												
er e					0	0	0	1	0	1	Reset FD (reset with "0")	same sele- Olio	s mod	F3, or F3	E1 FH2.	d toolbe o	Used to when t	(nexe)	FD Reset												
			iv sea exces	100			N N		1	0	Read PA0 ~ 7	CMT	(0)	Printer	Print SW	FD INT	Reverse PF key	PC key	CC key												
	тà	ajan:	ajan (	rajan s	Talani	rajan	Tàgan	ajan (	31380	alan t	alant	alano	aland	Bar (	- 13:		0	0	1	0	0	1	Write data to FFD (PB0 ~ 7)	CMT in Enable	s enty	RMT OFF	RMT	Motor ZD	Motor ZB	Motor ZC	Motor ZA
			cuit	t ci	eze F	(4)	(Fig		1	0	Read data from FFE (PB0 ~ 7)	†	mol∳w ( s sedr n	t (P∱0gg61 oit is sent o	he PA pords to the	sign <b>†</b> l to correspos	1	†	1												
_					0	0	1	1	0	1	Write data to FFE (PC0 ~ 7)	Motor YD	Motor YB	Motor YC	Motor YA	Motor XD	Motor XB	Motor XC	Motor XA												
	3		_				80		1	0	Read data from FF3 (PC0 ~ 7)	† array		tlota	CO-17N)	PC Inore	F1 = 3 :	1	†												


NOTE: Above are all high active as seen from the CPU side, except that FD reset is low active.

# Gate array (LR38045) pin description


Pin No.	Symbol	1/0	Active level	Level at reset	nog A9 to \$34 and to Description
9.1 ~ 8 n	PC7N ~ PC0N	Out or	Low	/URAL High	8-bit output port (port address: 83H). D0 ~ D7 correspond to PC0 ~ 7N via FF3'
9 ~ 16	PB7N ~ PB0N	Out	Low	High	8-bit output port (port address: 82H).  D0 ~ D7 correspond to PB0 ~ 7N via FF2.
17	(NC)			EAR	with 'II' (Fig. 3 shows the univalent circuit of the
18 19 20	PUI PTI EZI	In In In	(Low) (High) (High)	⟨Fig.1) CE 160	PU signal input. PT signal input.  ELH signal input.  Used for creation of a 32KB ROM signal (CSNO).
21 22	MINI IORQ	In In	(High) High	714	M1 signal input.  IORQ signal input.  Used for creation of the IO7N and gate array internal enable signal.
23	MRQI	igi onl cas	High		MREQ signal input (used for generation of CSNO).
24 riw dgid s	ITSR C, are all activ	nl circ	High tigh, A9 ,21	NOTE: Po	Reset signal input.  When the reset signal is received on this line, it issues the internal flipflop reset signal and RSTN (2.5" FDD reset signal).
25 26	VCC GND	ay, but sutside o	yare ar	vol	Power supply.
<b>27</b>	IRQ	Out	Low	High impedance	Interrupt signal output.  The output is N-channel open drain type and is pulled up to VCC on the PC-1600 side.
28 29	RDNI WRNI	In In	Low	diplexet	RD signal input. WR signal input.
30~39	A0I ~ A7I A14I, A15I	In	9	Z X	(less) diguit)
40	(NC)	Нэнэ	ZITOA		until cleared by software:
14 of FF2,	RSTN  OO of fee al	Out	Low Instant	Low	2.5" FDD reset signal output.  The active state of the signal is unconditionally issued with a reset signal and it must be cleared by means of software. It is also possible to create the signal by software. (Address: 81H, D0, WR)

Pin No.	Symbol	I/O	Active level	Level at reset	L CMT interface noispirased
42	107N	Out	Low	(High)	2.5" FDD select signal. (Old through the address 70H — 7FH)
43	CSNO	Out Jiuo	wod ipply ci	(High)  5. Power st	32KB ROM select signal.    ELH, MREQ, PT High   PU Low   Address
44 ~ 51	DB0 ~ DB7	In/Out	nd batte	VP, VBAT, I	(8-bit) data input/output.
52 ~ 57 60	PA01 ~ PA5I	x) <b>In</b> r w	Low	AC Adaptor D1	Input port (port address: 81H).  (PA0 ~ 61 correspond to D0 ~ 6.  (Interrupt controlled by FF1 (address: 80H) outputs Q0 ~ 6.)
58	GND	DA	128 \$ oF	RK-13	Power supply.
59	(NC)	RK-13	1	Nic	45° dotted line Max, 959, 46mA
61	PA7B (Ariecodri	Out	(High)	кАА High	CMT I/F circuit output. (The cassette signal that has been amplified and waveform shaped is sent from this line.) (See Fig. 6.)
62 64	PA6N PA7I	(Out) In	(Low)	High	Comprise an amplifier when a feed back resistor is connected across PA7N and PA7I. (See Fig. 6.) (Input signal is given from PA7I.)
63	(NC)	y to the	ole batte	geg	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

# 3-2. Printer drive IC (LB-1247)




As shown above, the output transistor within the driver is turned active in the period that the driver input signal (signal from the gate array) is low level, so that current flows across the load connected to the output terminal of the driver. Fig.7 shows the equivalent circuit of the driver.



(Fig.7) Driver (LB1247) equivalent circuit

Eight circuits shown in Fig.7 are contained in a single driver circuit. The driver 1 is sued for driving of printer X and Z motors and the driver 2 is used for driving of printer Y motor and and remote relay. (Two circuits are not used for the driver 2.)



To increase the torque of the printer Y motor, a 5V zener diode (HZ5C1) is inserted across two VCC2 (which contains reverse surge absorb diode) of the driver 2.

#### 3-3. Printer (PTMPG3308A)

The PTMPG3308A ball point pen type, 4-color, plotting printer consists of three stepping motors which are used to control the direction X (horizontal pen movement), the direction Y (vertical pen movement), and the direction Z (pen up/down and color change). Each motor is driven by coils of A, B, C, and D. The CR detect switch is attached to the left side of the printer for detection of a CR via the pin PA51 of the gate array. The X and y motors are 1-2 phase excited and the Z motor 2-2 phase excited.

See Section 7, Printer, for detail of PTMPG3308A printer specifications, characteristics, drive method, etc.

### 4. CMT interface


The CMT interface consists of the following circuits:

- Write circuit
- Read circuit
- Remote circuit

#### 4-1. Write circuit

As shown below, the logic level signals are converted into signals of micro level.


- High frequency component of signal is eliminated. →
   Low pass filter
- As a 3KHz component drops 6dB than a 1.5KHz component because of the low pass filter, compensation is therefore done. → High frequency compensation
- The output level is set to the micro level. → Attenuation
- DC component is cut. → DC decoupling



C1, C2: DC decuppling Output level: 3mV rms

Output impeadance: APROX 600Ω

#### 4-2. Read circuit



The read signal amplifier circuit consists of the same type as that of the CE-150. The circuitry is contained inside the gate array in the case of the CE-1600P.

#### 4-3. Remote circuit

For the relay (AG8229 or G5AK-287P) is a two-coil latching type, A ON (or OFF) pulse must be given to the activate (or deactive) the relay through the driver of the gate array, in order to turn the relay active. (See Fig.8.)

The width of pulse must be more than 5 milliseconds than that mentioned in the relay specification. With the CE-1600P, it is set to about 10 milliseconds.

The following signal formats are used for the cassette interfacing signals.


Write ..... PWM method (1600 method)
Read ..... PWM method (1600 method) and

1500 method

# 5. Power supply circuit

# 5-1. Power supply

VP, VBAT, and battery recharge circuits



D1: For prevention of reverse current to the rechargeable battery to the adaptor.

To achieve efficient recharging of the battery, a Schottky barrier type diode RK-13 (1.7A) is used.

D2, D3: These diodes are used to drop the voltage from the printer to less than printer driving voltage (7.15V max.).

D4: For prevention of reverse current from VP to the rechargeable battery, when the adaptor is being used.

D5: For prevention of reverse current from VBAT (PC-1600) to VP (printer).


The diode is a Schottky battery type for avoiding battery exhaustion when the adaptor is used.

D6: To avoid exhaustion of the battery in the main unit when the rechargeable battery is used, D6 is used to bypass D4 and D5.

To meet the printer drive voltage (5.0V, min.), the rechargeable battery low voltage is set to 5.65V limit (1.13V per battery).

After the main unit battery is ORed with the VBAT supply from the CE-1600P, VCC is regulated to 4.7V before supplied to the CE-1600P. (See the figure below.)

When the main unit power is turned off, VCC is not supplied.



# 5-2. AC adaptor (EA-160)

The following is a brief specification.

Primary side input rating manager of 343 and block


100VAC, 50/60Hz, 20VA (Japan use)

 Secondary side output Rated voltage: 8.4VDC Rated current: 1A

Peak current: 2A

Overcurrent protection: About 2.5A

(Output short protection)



Regulator type: Chopper

• Size of case and weight

67.2 mm (W) x 115.2 mm (D) x 53.5 mm (H) excluding

the stand of 1 mm high.

695 g

# 6. Service precautions

- All components must be closely installed on the board.
- Observe the following torque in tightening the tapping screw. Too much force may damage such as cabinet. For the type of the screw to be used, refer to Parts Guide.

Screw location number (See Parts Guide).	Tightening torque (kg-cm)
Α	2.0 kg • cm
В	2.5 kg • cm
C	3.0 kg • cm

Marking in Parts Guide

The symbol (A to C) is attached to the lower right side of the parts number

of the parts number.

Ex: 4A

• Consumption current connecting FPC and connecting the consumption current

VP = 6V and Doin male connector (GCNCM3295CC64) and

	<ul> <li>(QCNCW1293COZZZZZZZZZ) and secure ather</li> </ul>	Consumption current	Note
nitebio Sonnez	PC-1600	Max. 50mA	RS-232C not in operation
Printer	Gate array (LR38045) ROM (SC27C256) Driver (LB1247)	Max. 3.25mA Max. 3.20mA Max. 100mA	at 1.3MHz At 400KHz
	When 45° dotted line is printed	Max. 803mA	
	When print ASCII character When "555"	Max. 605mA	
	printed When the carriage is is returning	Max. 242mA	
1:	45° dotted line ( ASCII character "555"	Max. 959.45mA Max. 794.45mA Max. 761.45mA	60-pin, male connector

NOTE: Printing character standard "2"

Maximum printing time

(i) When printing 45° dotted line: 28 minutes

(ii) When printing ASCII character: 34 minutes

(iii) When printing "555....": 35 minutes

\* Rechargeable battery capacity: 500mAH (at full charge)


\*\* Maximum printable characters: About 10,000 characters (at print speed of 5 CPS)

\*\*\* Maximum printable lines: About 240 lines (at the print speed of 5 CPS, with one second considered for a carriage return after printing 40 character

positions on a line)

#### 6-1. Removal of the FPC PWB


To remove the FPC PWB from the main PWB, heat the surface of the FPC PWB from above using the soldering pencil, then lift up the FPC PWB from the main PWB. The job may be slightly difficult as both sides of solder are secured with the double tack tape.



# 6-2. Soldering FPC and connector


Insert the 60-pin male connector (GCNCM1295CC6J) and the 60-pin female connector (QCNCW1293CCZZ) to the FPC PWB (QPWBM1009ECZZ) and secure them with screws. Then, solder the connectors with the soldering pencil, with care for line intervention by solder. Connect the male connector to the 1.6 mm thick reinforcing plate and the female connector to the 1.0 mm thick reinforcing plate.

Next, align the longer connector with the shorter connector, then cut it to the same length as the shorter connector.




# 6-3. Soldering the FPC PWB (DUNTK1060ECZZ) and main PWB

1 Fold the FPC in reference to the line shown on the surface of the FPC (the side the solder terminal is not on).



Evenly solder the solder terminal area on the surface of the main PWB and clean the area with alcohol. Match the bores in the FPC with the bores in the main PWB, then temporarily fix using the double tack tape of the EPC.



3 Heat the FPC PWB from above using the soldering pencil to solder it. (Solder temperature: 260°C)

# 7. Printer block (PTMPG3308A) and shariff A

As specifications given in this section are for servicing of the printer mechanism, they may differ from those given in Page 00 which take precedence over the specifications in this section.

# 7-1. Specifications of the PTMPG3308A

Model name: PTMPG3308A

Recording media: Four-color rotary ball point pen recorded

Mechanisum: Drum type X-Y plotter

Print speed: Differs depending on the size of the printed

character.

For the character size 1: Average 14cps to print 96 ASCII

character set.

For the character size 2: Average 7cps to print 96 ASCII

character set.

Maximum print positions: 80 character positions for the character size 2. (Choice of 160, 120, 40 character positions and so on.)

Pen moving speed:

X axis . . . . 650 steps/second (1-2 phase excitation)

325 steps/second (2-2 phase excitation)

Yaxis . . . . 650 steps/second

Pen moving distance:

X axis . . . . 0.1mm (0.2mm during initialization)

Y axis . . . . 0.1mm

Pen plotting speed:


65mm/second (X and Y axis)

92mm/second (45 degrees)

Character size: Character size differs depending on the

character form.

#### 5 x 7 matrix



# • Character dimensions: Au automoto notom aixa-X adil

(1.05mm x 1.45mm in the case of 0.25mm line width)

• Print pitch: 1.2mm±10%

• Paper feed pitch: 2.4mm±10 %

Character size	1	2	3	4	5	6	7	8	9
Characters/Line	160	80	53	40	32	26	22	20	17
Character height (mm)	1.2	2.4	3.6	4.8	6.0	7.2	8.4	9.6	10.8
Character width (mm)	8.0	1.6	2.4	3.2	4.0	4.8	5.6	6.4	7.2


#### Plotting range

# 1) Plotting direction applications regard printellot enil

Horizontal pen movement to the right is along the +X direction and to the left is along the -X direction Paper feed is along the Y direction, having the paper fed derection along the -Y direction.


# 2) Plotting range

- (1) X-axis surface whose surface grades and round
- 192mm, 1920 steps




#### (2) Y-axis

#### i) A4 size and letter sizes



# ii) Paper roll (recommended type)



(A variation of 2 to 16mm may occur depending on how the paper is set.)



Recording paper

The following paper specifications are recommended to meet the write and paper feed requirements of the ball point pen.

- 1) Cut sheet reason and project presidents Williams
- (1) Kind:

Plain paper

(2) Paper quality:

Must be a high-quality paper whose surface smoothness is more than 25 seconds without oil material on surface.

(3) Thickness:

60 to 110 microns (70 microns, preferable) which equals  $52.3g/m^2$ .

(4) Width:

A4: 210±2mm

Letter: 215.9±2mm (8½±0.078")

Paper roll: EA4AR1 (A4 size paper roll)

EA1LR1 (letter size paper roll)

Recommended ball point pen: specifications are as follows.

(1) Kind:

Water based

(2) Size:

 $\phi$ 5 x 23.3mm, +0mm, -0.1mm


(3) Life:

250m or more (when EA4ARI is USED)

(More than 43,000 characters of 96 ASCII character set of 2.4mm height.)

#### 3. A Wiring Diagram

Below is a wiring diagram of the PTMPG Printer Circuit Board.






Figure VII-1: Wiring Diagram

# 4. Circuit Diagram 100009MT9 blooks reconstant

Below is a circuit diagram of the PTMPG Printer Circuit Board

Name	Phase	Color	No.	Circuit
Carriage	В	Gray	17	000
Position Detector	A	Yellow	16	ro <del>galissiiiseq2</del>
X-motor	сом	Black	15	0
(Carriage Movement)	D	Red	14	$ \frac{1}{2}$
	c c	White	13	
int 96 AS	В	Blue	12	-
	A	Yellow	11	
Y-motor	сом	Black	10	ne character St.
(Paper- Feeding)	D	Red	9	-
	С	White	8	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	В	Blue	7	
	Α	Yellow	6	-
Z-motor	сом	Black	5	325 caps.
(Pen-Up/ Down &	D	Red	4	
Color- Change)	С	White	3	~
	В	Blue	2	-
	Α	Yellow	1	

Figure VII-2: Circuit Diagram

Drive pulse train

X-axis and Y-axis drive motors (1-2 phase excitation)

Step No.	iain P	В		0.0	Motor shaft	Moving direction		
	A		С	D	rotating direction	X-axis	Y-axis	
100	ON	OFF	OFF	ON	mirrodatiros (			
2	OFF	OFF	OFF	ON		CIOCKWISE		
3	OFF	ON	OFF	ON	Counter-			
4	OFF	ON	OFF	OFF				+ Reverse feed
5	OFF	ON	ON	OFF	clockwise			
6	OFF	OFF	ON	OFF				
7	ON	OFF	ON	OFF				
8	ON	OFF	OFF	OFF				

The X-axis motor operates under the 2-2 phase excitation mode during initialization.

Z-axis drive motor (2-2 phase excitation)

Step No.	Α	В	С	D	Motor shaft rotating direction	Moving direction
1	ON	OFF	OFF	ON	ecter size	Cha
2	OFF	ON	OFF	ON	Counterclock-	t.
3	OFF	ON	ON	OFF	wise	Pen down
4	ON	OFF	ON	OFF	1.2 2	

# 7-2. Physical Characteristics of the printer


The PTMPG printer is composed of five parts: a frame unit, an X-direction drive unit, a Y-direction drive unit, a pen drive mechanism & color-change mechanism, and a pen take-out mechanism. Each part is described below.

#### 1. The Frame unit

The frame unit consists of a right side-plate, a left sideplate, support plate and paper guide. The lower end of the frame is used for mounting.


#### 2. The X-Direction Drive unit

The X-direction drive unit consists of an X stepping motor, an idler gear, a pulley gear, a pulley support rest (left) unit, a pulley support rest (right) unit, a slider unit, and a wire. The gear reduction ratio of the stepping motor and pulley gear is 1:13.9. A single pulse of the stepping motor (18 degrees/360) moves the slider unit or pen by 0.2mm in the X direction. Power transmission from the pulley gear to the slider unit is made by the wire, which is tensioned by a coil spring.



#### 3. The Y-Direction Drive unit

The Y-direction drive unit is the paper-feed mechanism. It consists of a Y stepping motor, an idler gear, a platen roller unit, a paper holder installing plate (left), and a paper holder installing plate (right). The reduction ratio between the Y stepping motor (Y motor) and the platen gear is 1;7.88. One pulse of the Y motor moves the platen roller, or recording paper, by 0.2mm in the Y direction.




# 4. The Pen Drive Mechanism & Color-Change Mechanism

This part consists of two main blocks: the pen drive mechanism and the color-change mechanism, each of which is described below.


# 1) The Pen Drive Mechanism 2A bits Vidmessasi G. S.T.

The pen drive mechanism consists of a Z-motor unit, a Z-cam gear, an ejection lever shaft unit, a roller lever and a ball point pen.

The pen's up/down movements are performed by the rotation of the cam gear, whose motive power is transferred to the ejection lever through a pin. Considering the E point below as an origin, the pen comes down when the cam gear rotates three (3) steps along Z (+) direction, and the pen comes up when the cam gear rotates three (3) steps from the pen-down position along Z (-) direction.



(1) View of the Z-Cam Gear



(2) Z-Cam Gear steps


#### 2) The Color-Change Mechanism

The color change mechanism is composed of a Z-motor unit, a Z-cam gear unit, an ejection lever shaft unit, a rotary holder which is in the slider unit, and a color-change lever.

The color-change is performed by the movement of the Z-cam gear gram from E point to D point and then the reciprocation of it between D and A points. The gear of the rotary holder has 32 teeth, and eight (8) reciprocations of the 15-step movement make for a color change once.

#### 5. The Pen Take-Out Mechanism

The pen take-out mechanism is a lever which is attached to the slider unit. To replace the pen with a new one, first press down the pen take-out lever. Then, pick up the pen from the rotary holder and replace it. A pen can be repalced at any position on the slider unit.



# 7-3. Disassembly and Assembly and assembly and assembly and assembly and assembly and assembly assembl

This section gives step-by-step instructions for taking apart and a ssembling the PTMPG printer. It also contains the adjustment methods of each part, and wiring and circuit diagrams for the circuit board on the printer.

# 1. V Disassembly are almemovom mwob\qui a'neq salT

To take apart the PTMPG printer, remove the components from the frame in the order shown below. Where necessary, an explanation is supplied in the right-hand column.

Step	Part No.	Component	late, support plate and noisenslax3. The lower end of the
pq <b>p</b> iti	om the pen <b>f.t</b> vn	elong Z (-) direction.	Remove the retaining ring (E type) (RE1.5) and the plain washer (WF2.2) from the Z-cam gear unit with
60 1	4-3	Z-cam gear unit	a Keystone screwdriver.
Widt A4:	4-4	Z-motor spacer unit	<ol> <li>Remove two Phillips round head screws (SP2 x 5) from the Z-motor unit (4-1).</li> </ol>
Pape	4-2	Ejection lever shaft unit	3. Remove the Z-motor (4-1) and the Z-motor spacer unit (4-4), and then the Z-can gear unit (4-3).
Xind Viste	ed thing and been no person ne Z-Cam Gear	it to waiV (1)	NOTE 1: Do not deform the plastic part of the ejection lever shaft unit.
Size:		G. Timm	NOTE 2: Do not lose the washer (WF2.2) inside of the Z-cam gear unit.
2	3-3	Platen roller unit	Remove the retaining ring (E type) (RE2) at the outsid left of the frame from the platen roller unit (3-3) with a Keystone screwdriver.
15 steps	3 steps 7 steps	NOTE 1: Do not deform the paper holder plates (thin plates) of the paper holder installing rest units, right (3-4) and left (3-5).	
056 (8.		ticent retning 2(2) 72 Cap G 2) The Color-Change Mechan sn	NOTE 2: Do not deform the pins of the platen roller of unit (3-3) when handling or storing.
3	ejection lev1-2 na he slider unit, and	rotary holder which is in t	Remove the two Phillips round head screws (SP2.3 × 3.5).
nt of t	ed by the m1-6 me int to D point and	Z-cam gear gram from E I or	Remove the two Phillips round head screws (SP2.3 x 3.5).
(8) re	D and A points. 2 teetb, and <b>7-4</b> ht novement make to		Remove the two Phillips round head screws (SP2 x 3.5).
	6-1	Rubber bushing	
ached one, fi	a lever whic <b>c.6</b> at	Lead guide (left)	Remove the left and right lead guides by inserting a Keystone screwdriver between the frame on each of them
the p	6-4 nealTsvs	Lead guide (right)	Paper Holds:
DO II	6-2 Jinu jeb	Wafer assembly 18 Ja Danied	Remove solder with a soldering iron or a solder remover.
	4-6	Stopper	Remove the Phillips round head screw (SP2 x 2.5).

# 2. Assembly

To assemble the PTMPG printer, follow the assembling order of the instructions shown below. Before assembling the Z-motor unit, adjust for pen-stroke and motor phase.

Part No.	to the della Component 1192	Explanation
2-1	X-motor unit	SP2 x 2.5
	screws (2)	6-3 SP2 x 3.5 SP2 x 3.5
		2-1
3-1	Y-motor unit	OF THE PROPERTY OF THE PROPERT
SP2.2 x 3.5	Phillips round head screws (2)	6-1
SP2 x 2.5	Phillips round head screw (2)	1-1 SP2 x 2.5
4-7	Switch unit	
SP2 x 3.5	Phillips round head screws (2)	3-1
ift) unit (2-5) 1-6 ti		
6-3	Lead guide (left)	
6-4	Lead guide (right)	SP2.2 x 3.5
3-3	Platen roller unit	
3-6	Platen spring	RE2
WF3.3	Washer (2)	WF3.3
RE2	Retaining ring (E type)	
shift into double ge	Set the pulley gear unit (2-3) t	WF3.3 3-6 1-1 (sayd 3) gain paraletes
	2-1 SP2 x 3.5 SP2 x 2.5 3-1 SP2.2 x 3.5 SP2 x 2.5 4-7 SP2 x 3.5 6-1 6-3 6-4 3-3 6-4 3-3 RE2	2-1  SP2 x 3.5  Phillips round head screws (2)  Phillips round head screws (2)  3-1  Y-motor unit  SP2.2 x 3.5  Phillips round head screws (2)  SP2 x 2.5  Phillips round head screws (2)  SP2 x 2.5  Phillips round head screws (2)  4-7  Switch unit  SP2 x 3.5  Phillips round head screws (2)  6-1  Rubber bushing  6-3  Lead guide (left)  6-4  Lead guide (right)  3-3  Platen roller unit  Platen spring  WF3.3  Washer (2)  Retaining ring (E type)

Step	Part No.	Component	Assembly the PTMPG noitenalqx3 the assembling order
3	3-4	Paper holder installing plate (left) unit	The paper holder installing plate (right) unit serves as a fixer of the bearing or the platen roller unit (3-3), too.
. Di	SP2 x 2.5	Phillips round head	Set it with the parallel part of the bearing up.
201000	v.093	screws (2)	
-	3.5	Baran halden in stelling plate	The sevent tightening tengue is 2.5 kg/cm
Step	3-5	Paper holder installing plate (right) unit	The screw-tightening torque is 2.5 kg/cm.
	SP2 x 2.5	Phillips round head screws (2)	After tightening the screws, hook the paper holder spring onto the hook of the paper guide A of the frame (1-1).
		Consider the state of the state	Parallel Part of the Bearing
		1-0	3-5 SP2x2.5
	3-1		The Hook of the Paper Guide A
4	2-5	Pulley support rest (left) unit	Press the pulley support rest (left) unit (2-5) into the frame (1-1).
	4-6	Stopper	The screw-tightening torque is 2.5 kg/cm.
	SP2 x 2.5	Phillips round head screw	
3		tinu rotous 1	
		WF3.3	2-5
			(90 y 1 3) Main / 1 93 7 4-6 SP2 x 2.5
5	2-2	Idler gear	Set the pulley gear unit (2-3) to shift into double-gear with the cog. (Mark the cog first.)
	RE1.5	Retaining ring (E type)	2-2
	2-3	Pulley gear unit	
	RE1.5	Retaining ring (E type)	RE1.5
	4.6	Straper	
			/ 2-3 RE1.5

Step	Part No.	Component	Step Part No. noitenalqx3 Component
6 on wire of the four (4 sition	3-2 RE1.5 RE1.5 RE2 3-8	Retaining ring (E type) Release lever up and to Retaining ring (E type) Release lever spring	Shift the double-gear (platen gear) of the roller unit (3-3) with the cog, and set the idler gear (3-2). (Mark the cog first.)  RE1.5
7	4-5 2-7	Slider unit	Press the pulley support rest (right) unit (2-6) into the frame (1-1).
	RE4	Retaining ring (E type)	4-5
	2-6  Nether Puttey	Pulley support rest (right) unit	RE4
		3. Pass the wire through the and wind it around the oth support rest (left) unit (2-1) left-side hook of the slider.	
8	unit can be moved	Wire unit A Wire unit B Wire spring	1. Move the slider unit (4-5) to the right side of the printer and hook the end of the wire unit B (the shorter one) onto the hook of the slider unit.  (2-6)  4-5  2-4-1  2-4-3

Step	Part No.	Component	Step Part No. noitenalqx3 Component
8 da 8		Shirt the double-goar in laten (3-3) with the cog, and set the cog first.)	2. Wind the wire around the pulley of the pulley support rest (right) unit (2-6). After winding the wire unit A (the longer one) around the pulley support rest (left) unit (2-5) as shown in step1, wind it four (4 times around the pulley gear unit (2-3). The position of the second figure is shown be lox.
2.5	right) unit (2-6) into	Press the pulley support rest the frame (1-1).  4.5  worst made made made made made made made made	Slit of the Pulley Gear Unit  3. Pass the wire through the slit of the pulley gear unit and wind it around the other pulley of the pulley support rest (left) unit (2-5). Then, hook it onto the left-side hook of the slider unit.
-23	of the wire unit B (the		4. Test to confirm the condition of the wire unit by checking whether the slider unit can be moved smoothing front side to side by hand.

Step	Part No.	Component Component	Step A Part No. noisenlard Component I
9	4-2 4-3 WF2.2 4-4 SP2 x 5	Ejection lever shaft unit  Z-cam gear unit  Plain washers (2)  Z-motor spacer unit  Phillips round head screw  Z-damper spring	<ol> <li>Temporarily fix the Z-motor spacer unit (4-4) onto the frame with a Phillips round head screw (SP2 x 5).</li> <li>Set the ejection lever shaft unit (4-2), Z-damper spring (4-8), two plain washers (WF2.2), and Z-cam gear unit (4-3), and fix them with the retaining ring (E type) (RE1.5). Be careful not to deform the plastic part of the ejection lever shaft unit. Adjust the motor phase and pen stroke when setting the Z-motor unit (4-1).</li> </ol> RE1.5 WF2.2 4-3 WF2.2 4-4 WF2.2 4-8 SP2x5
10	Screw Locking Age phase: adjust the m aracters with a stanc	Z-motor unit  After adjustment apply the second to the sec	1. Setting the Z-motor unit: remove the screw (SP2 x 5) which is tacking the Z-motor spacer unit (4-4), and set the Z-motor unit. At this setting, the cam of the Z-cam gear unit (4-3) should be in the pen-up position (E position on page 34) and the Z-motor should be energized (BC phase). The Z-cam gear and Z-lever should be so engaged that value A shown in the figure below is 0.8 to 1.0mm. Adjust the value of A by rotating the motor ponion gear shile the motor is being energized.
The PT of a size of the property of the proper	BC Phase Energizing  5V Black Black Yellow Blue White Red		4-1



2. Adjustment of the pen stroke: using the pen stroke adjustment jigs, A and B, rotate the depressed part of the connecting ring of the ejection lever shaft unit. Using a standard pen (L = 23.3 +0 or
-0.1), the pen stroke (the gap between a pen tip and a platen) must be 0.6 to 0.7mm at pen-up position (the horizontal part of the Z-cam gear in Figure V1-4). To make the pen stroke smaller, move the pen stroke adjustment jigs of A and B in each direction indicated by the arrows in the figure below.  Pen-stroke adjustment zig A  Ejection Lever Shaft Unit
After adjustment, apply the Screw Locking Agent to position E in the above figure.  3. Adjustment of the Z-motor phase: adjust the moto setting angle by printing characters with a standard pen (L=23.3 +0 or -0.1).
4. Tightening the screw: tighten the Phillips reoud head screws (SP2 x 5). The torque is 2.5 kg/cm. Apply the Screw Locking Agent.


### 7-4. Maintenance and Repair

This section gives general instructions for handling the PTMPG printer. Directions for maintenance and repair are also included.

#### 1. Handling the PTMPG Printer

The PTMPG printer should be handled carefully and gently. If you follow the instructions given below, your PTMPG printer should give years of service. The sections below give tips for proper handling of the printer.

#### 1) Holding the Printer



2) Parts That Should Not Be Touched

- Do not touch the slider unit, except to take out the pen.
- Do not touch the wire. If you do, it may come out of the pulley.
- Do not touch any shafts.
- Do not touch the ejection lever shaft unit. If you do, the relation between the connecting ring and the shaft will be shifted, and the pen-up/down or color-change functions may not be performed.

#### 3) Handling the Pen

Be careful not to drop the pen.

#### 2. Maintenance

The PTMPG printer should be cleaned every three months, or after using 5 rolls of paper, whichever comes first.

Remove paper debris, dirt, and dust by suction (using a vacuum cleaner). If necessary, apply alcohol or petroleum benzine to remove dirt. Do not use lacquer thinner, trichloroethylene or ketone solvents. They can damage the plastic parts.

Grease the printer, if necessary. Apply the grease to specified parts only.

#### 3. Repairing the PTMPG Printer

This section covers instructions for repairing the PTMPG printer, including descriptions of the levels of skill a technician must have to perform different types of repair jobs, a list of the tools a technician will need, and a comprehensive Repair Guide that shows remedies for problems that might occur.

# 1) The Repair Technician of amulos sid?

There are three levels of repair technicians: A, B, and C. Each level is based on the level of knowledge about and the skills required in repairing the PTMPG printer.

#### Level A:

This technician has little experience. He has general knowledge of the principles of operation and structure of the printer. He does not require extensive experience or skill. For example, suppose the printer does not print. The Level A technician would first check to see if the solenoid were energizing. If necessary, he would replace it or repair the driving circuit. If the solenoid were energizing properly, he would check the battery voltage and, if neccessary, recharge it.

#### Level B:

This technician has some experience. He should have more understanding of the principles of operation and structure of the printer than the Level A technician. He knows how to disassemble and reassemble the printer and can use measuring instruments and tools to repair it. For example, if the printer were not working, the Level B technician could check the same things as the Level A technician. In addition, he would measure the length of the pen and replace it if it were too short. He could check the actuator, or look for a broken spring in the solenoid, and replace the unit if necessary. He could also replace the rotary holder for the pen if it were defective.

#### Level C:

This technician is highly experienced. He should have detailed knowledge of the principles of operation and structure of the printer, a high level of capability in printer disassembly and reassembly, experience with measuring instruments and tools, and the ability to repair all parts of the printer. The Level C technician would perform all of the tasks of Levels A and B. In addition, he would replace the ejection lever if it were bent, and replace the ejection lever shaft unit, if the bearing were defective.

#### 2) Repair Tools

Following is a list of the tools a technician needs to repair the PTMPG printer.

- Tweezers
- ET holders (ET4, ET2, and ET1.5)
- Screwdrivers for precision instrument:

Phillips screwdrivers: No. 0 and NO. 1 Keystone screwdrivers: 1.4m/m and 2.9m/m

- Long nose pliers or lead pliers
- Soldering iron and solder remover
- Special Tools:

a set of pen-stroke adjustment jigs:
Adjustment jig A 00P72-0012/// FG
Adjustment jig B 00P72-0013/// FG
Thickness gauge

#### 3) The Repair Guide

A Repair Guide is shown in the following pages. It is divided into five columns for ease of reference. Descriptions of the five columns are shown on the next page:

"Problem": This column contains the problem you have identified. Look here first.

"Cause": This column describes the causes of a problem under the specified conditions.

"Level": This is the level of expertise of the repair technician.

"Checking Method": This column describes the points in the printer to be checked to locate the malfunctioning part.


"Repairing Method": This column contains instructions for repairing the printer.


Look up "Problem" on Table X-1 first to identify your problem and find its "Cause." The reference numbers of each "Cause" correspond with the ones of the "Checking Method" and "Repairing Method" on Table X-2 in the following pages.

Ejection Lever Shaft Unit

	REPAIRING METHOD	Attach the pen correctly.	Attach the specified pen.	Attach a new pen.	Replace the X-motor unit.	Replace the X-motor unit.	Replace the X idler gear.	Replace the pulley gear unit.	nemove lonegin materials  1) Charge or replace the battery	Remove foreign materials.     Replace the slider unit.     Clean the shaft and add a	lubricant. Replace the wire unit.	Rewire correctly.	Replace the wire unit.	Replace the ejection lever shaft	Replace the pulley support rest unit.	Replace the slider unit. If the roller spring of the paper guide is deformed replace the spring	Put the two gears together	Replace the Z-motor unit.	Replace the Z-cam gear.	Remove foreign materials.	Adjust the pen stroke correctly.	Adjust the pen stroke correctly.	Replace the color-change lever spring.	Replace the switch unit.	Replace the slider unit.	Replace the slider unit.	Set the holder ring in the rotary holder properly. Replace the holder ring, if its click is broken.	Replace the Y-motor unit.	Replace the Y-motor unit.	Replace the Y-idler gear. Replace the platen roller.	Remove foreign materials.	Replace the printer mechanism.	Remove foreign materials.	Replace the paper-holder installing plate unit.	Use specified paper.	Put the two gears together correctly.	Replace the platen roller unit.
	• CHECKING METHOD	Check that the pen is installed in the right position.	Check that the specified pen (length: 23,3 +0 or -0.1 mm) is attached.	Check whether the pen is out of ink by handwriting.	Check that the proper current flows into each phase of the X-motor.	Remove the X idler gear and check the motor gear for any unusual load by turning it slowly.	Check the X idler gear.	Check the pulley gear.	Check the battery voltage make sure	the voltage is more than 5.15 V Remove the wire and make sure that the silder unit can be moved smoothly from side to side by hand.	Check whether the wire is cut.	Chack if the wires have come off from the pulley gear and from the pulleys of the pulley support rest right and left units.	Check whether the wire is stretched, and that the wire spring is worn.		Remove the wire and check that the pulleys rotate smoothly.	Check for contact by moving the slider from side to side when the release leaver is On	Check the relative position of the two	Check that the proper current flows into each phase of the motor.	Check for the deformation of the Z-cam gear, especially the grooves on it.	Check for foreign materials.	Measure the pen stroke of the specified pen (length: 23.3 +0 or -0.1 mm) to make sure that the gap is 0.7 to 0.8 mm,	Measure the pen stroke of the specified pen (length: 23.3 +0 or -0.1 mm) to make sure that the gap is 0.7 to 0.8 mm.	Check whether the color-change lever spring is either removed or deformed.	Check that the proper current flows	Check for deformation or breakage of the pen-return spring.	Check for deformation or breakage of the detent plate.	Check if the holder ring is removed from the rotery holder.	Check that the proper current flows into each phase of the motor.	Remove the Y-idler gear and check the motor gear for any unsual load by turning	Check the Y-idler gear. Remove the Y-idler gear and check the	rotation of the platen roller. Check for foreign materials.	Check that the rollers of the paper	guide rotate smoothly. Check for foreign materials.	Check if the paper-holder installing plate unit is deformed and touches the slider unit or the platen roller.	Check the paper size, thickness, and quality.	Check the relative position of the two gears of the platen gear.	Check for a bigger backlash of the R shaft and the bearing.
	Гече	4	4	4	8	8	∢ (	20 <	τ 🛭 🗈	Δ.	ω	<b>a</b>	ω .	ပ	ω	8	⋖	ပ	O	⋖	o	U	<b>a</b>	<u> </u>	ω.	Δ.	∢	ω	ω	<b>₹</b> ®	∢	∢	∢	∢	⋖	∢	∢ .
	Mixed colors		0						3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																												
	Unanticipated pen color appears	0	0						0					О	-			0	0	0			O	0 0	O	0	0										
	Color can not be changed	0	0		1				0					0				0	0	0			0		0	0	0										
	Grains on the margin		0																			0	A														
	Вгокеп сћагастега		0			i sa Paraganan															0				0												
	Blurred characters		0	0																	0				0										0		
	Misshapen characters	0			3	0	0		0	0			0				0								0	0				0				13.7	0	0	0
	Draw with one stroke of the pen		0						0					0				0	0	0		Ó			0		10.00			1.4							
	og ton seen definition		0	4					0		+	1-4		0				0	0	0	0	0			0									0	0		
	Small movement in the vertical direction								0						1				1.5										0	0 0	0	0	0	+	0	0	0
	Paper si non si nege								0												. , , , , , , , ,									+		0	0		0		
	horizontal direction					0	0			0		0		0	О	0	0	-										0	4. 5	0 0	0	-	+	0	+	<del>                                     </del>	
	be drawn Small movement in the						$\vdash$			<u> </u>	-	+				+ -	-							2								+			+	-	
	The printer does not draw A horizontal line cannot				0	0	0 0	)		0	0	<del>                                     </del>		+		0		0	0	0										+-					-	-	
		0	0	0		10 to 8		<u>.</u>	0		0	0						О	0	0			1					ļ		$\vdash$		-			+		
Repair Guide	PROBLEM F. CAUSE	Improper installation of the pen		The pen is out of ink	The lead wire of the Y-motor is cut	Malfunction of the X-motor unit	Broken or deformed X idler gear	Broken or deformed pulley gear unit	X-drive gear The battery voltage drops		_	The wire is taken off	Worn wire spring or stretched wire	Deformed ejection lever shaft unit	Rollers of the pulley support rests (R & L) do not rotate		Improper relation between the two	The lead wire of the Z-motor is cut	Deformed Z-cam gear	Foreign materials in the teeth of the Z-drive gear	Bigger pen stroke	Smaller pen stroke	Removed or deformed color-change lever spring of the slider unit	Defective switch of the switch unit The lead wire of the switch unit	Deformation or breakage of the penreturn spring of the slider unit	Deformed or broken detent plate of the slider unit	Removed holder ring of the slider unit	The lead wire of the Y-motor is cut	Mulfunction of the Y-motor unit	Deformed or broken Y-idler gear	Foreign materials in the teeth of	The rollers of the paper guide do	not rotate smoothly Foreign materials in the paper guide	Deformed paper-holder installing plates (L & R)	Unspecified paper is used	Improper relation betweem the two gears of the platen roller unit	Worn bearing part of the rubber roller
R	N N O N	1-	7	<b>m</b>	4	വ	9 1	<u> </u>	တ တ	9	1	12	13	4	12	16	17	8	9	20	21	22	23	24	26	27	88	29	9	31	33	34	35	98	37	38	စ္တ

## 8. CIRCUIT DIAGRAM





# POWER SUPPLY P.W.B. (BACK VIEW) MAIN P.W.B. (LSI SIDE)

Intentionally Blank


## 10. PARTS LIST & GUIDE

## 1 Exteriors

NO.	PARTS CODE	PRICE	NEW MARK	PART	DESCRIPTION
	LHLDZ1002ECZZ	AB	N	D	Paper holder (Left)
	LHLDZ1003ECZZ	A B	N	D	Paper holder (Right)
	LPIN-1001ECZZ	AB	N	С	Pin
	XBSSM20P06000	AA	- Address Committee	С	Sčrew (2×6)
	GCABB1010ECZZ	ΑT	N	D	Top cabinet
6	CCOVA1003EC01	AL	N	D	Printer cover
7		ΑE	N	D	Switch panel
8		AF	N	D	Dec panel
	PTPEH1006ECZZ	A D	N	С	Static tape B
	Q T A N Z 1 0 0 3 E C Z Z	A C	N	С	Static terminal
	LX-BZ1155CCZZ	AA		С	Screw (2×8)
	JKNBZ1952CCSA	A M	N	С	Color change key (18PCS/set)
	JKNBZ1952CCSB	A M	N	C	Reverse paper feed key (18PCS/set)
	JKNBZ1952CCSC	AM	N	С	Paper feed key (18PCS/set)
	Q S W - S 1 0 7 4 C C Z Z	ΑE		В	Slide switch
	QSW-M0131FCZZ	A C	100	В	Key switch
	QCNCW1007EC0G	ΑE	N	С	Connector (7pin)
	DUNTK1057ECZZ	ΑV	N	E	Switch PWB unit (This includes No.15~17)
19	XUBSD20P06000	AA		С	Screw (2×6)
	L B N D J 2 0 0 3 S C Z Z	AA		С	Cable clamp
21	LX-WZ1010ECZZ	AA	N	С	Washer
22	DUNT-1042ECZZ	BW	N	E	Printer unit (PTMPG3308A)
23	XUBSD20P04000	AA		C	Screw (2×4)
24	G I T A Z 1 0 0 2 E C Z Z	AF	N	С	FPC fixing plate
25	Q C N C W 1 2 9 3 C C Z Z	AY		С	Connector (60pin)
26	QCNCM1295CC6J	ΑV		С	Connector (60pin)
27	DUNTK1060ECZZ	BN	N	E	FPC PWB unit (This includesNo.25,26)
28	XBBSD20P06000	AA		C	Screw (2×6)
29	PSLDC1008ECZZ	ΑE	N	С	Connector shield plate
30	QCNCW1006EC1G	AN	N	С	Connector (17pin)
31	LANGK1006ECZZ	A D	N	С	Battery fixing angle
32	UBATN1003ECZZ	BA	N	Α	Battery (NI-CD AA3×5)
	LANGK1005ECZZ	AG	N	С	Connector fixing angle
34	QCNCM5016SC0G	AB		С	Connector (7pin)
35	QCNCW1008EC0B	AB	N	В	Connector (2pin)
36	QJAKC1003CCZZ	A D		В	Jack for AC adaptor
	QJAKC1016CCZZ	A C		C	Jack socket (for Remote)
	QJAKC1013CCZZ	AC		В	Jack for MIC
	QCNCM1338CC0B	AA		В	Connector (2pin)
40	Q C N W - 1 0 1 1 E C Z Z	A C	N	Ċ	FPC
	DUNTK1059ECZA	BT	N	E	Main Power supply PWB unit (USA only) (This includes No.28,33,34,36~40)
41	DUNTK1059ECZZ	ВТ	N	E	Main Power supply PWB unit (Other countries) (This includes No.28,33,34,36~40)
42		AF	N	C	Shield plate
	GCABA1009ECZZ	AQ	l N	D	Bottom cabinet
	XUBSD26P08000	AA	T	C	Screw (2.6×8)
	GLEGP1009CCZZ	AA		C	Rubber foot
	PTPEH1005ECZZ	AF	N	C	Static tape A
47		AC	N	C	Fixing angle
	XUBSD26P06000	AA	<b>—</b>	C	Screw (2.6×6)
49		ĀĒ	<del>                                     </del>	C	Connector frame
	GFTAA1267CCSA	AB	N	D	Connector rower
51		AW	N	E	Dummy case unit
	XBBSM20P06000	AA	- '*	Ċ	Screw (2×6)
	PTPEH1084CCZZ	AA	-	C	Tape (47×5)
	1 11 11110040022	+ ^ ^	<u> </u>	"	Tape (T/ Au)
		+	-	+	
		+		+	
		+	<b> </b>	-	

# 2 Main Power supply PWB unit

PARTS CODE			PART RANK	DESCRIPTION
L ANGK 1005ECZZ	A G	N	С	Connector fixing angle
RCiLZ1032CCZZ	A D		С	Coil (USA only)
	AA		С	Sheet (USA only)
	AB		С	Reset terminal
QCNCM1338CC0B	AA		В	Connector (2pin)
	AB		С	Connector (7pin)
QCNCW1004EC5J	AS	N	С	Connector (50pin)
3 QCNW-1011ECZZ	A C	N	С	FPC
Q J A K C 1 O O 3 C C Z Z	A D		В	Jack for AC adaptor
Q J A K C 1 O 1 3 C C Z Z	A C		В	Jack (for MIC)
	A C		С	Jack socket (for Remote)
QLUGE1005CCZZ	AA		C	Lug terminal
RC-CZ1021CCZZ	AB		С	Capacitor (0.1 µF)
RC-CZ1039CCZZ			С	Capacitor (4700pF)
RC-CZ1077CCZZ	A C			Capacitor (16WV 10000pF)
	AH			Filter (ESD-H-14B)
RRLYZ2400QCZZ	AP		В	Relay
VCEAGU1AW107M	AB		С	Capacitor (10WV 100µF)
	1 LANGK1005ECZZ 2 RCiLZ1032CCZZ 3 PSHEZ1144CCZZ 4 QCNTM1051CCZZ 5 QCNCM1338CC0B 6 QCNCM5016SC0G 7 QCNCW1004EC5J 8 QCNW-1011ECZZ 9 QJAKC1003CCZZ 1 QJAKC1016CCZZ 2 QLUGE1005CCZZ 2 QLUGE1005CCZZ 3 RC-CZ1077CCZZ 6 RFILN1008CCZZ	RANK  1 LANGK1005ECZZ  RCiLZ1032CCZZ  AG  3 PSHEZ1144CCZZ  AB  4 QCNTM1051CCZZ  AB  5 QCNCM1338CC0B  AA  6 QCNCM5016SC0G  AB  7 QCNCW1004ECZ  AC  9 QJAKC1003CCZZ  AC  1 QJAKC1013CCZZ  AC  2 QLUGE1005CCZZ  AC  3 RC-CZ1021CCZZ  AB  6 RFLN1008CCZZ  AC  7 RRLYZ2400QCZZ  AC	PARTS CODE RANK MARK  1 LANGK 1 0 0 5 E C Z Z RC I LZ 1 0 3 2 C C Z Z A D  3 PSHEZ 1 1 4 4 C C Z Z A A  4 QCNTM 1 0 5 I C C Z Z B C C N C M 1 3 3 8 C C 0 B C N C M 5 0 1 6 S C 0 G B A  6 QCNCM 5 0 1 6 S C 0 G A B  7 QCNCW 1 0 0 4 E C 5 J A S B QCNW - 1 0 1 1 E C Z Z A C D Q J A K C 1 0 0 3 C C Z Z A C D Q J A K C 1 0 1 3 C C Z Z A C C C Z Q L U G E 1 0 0 5 C C Z Z A C C C Z Q L U G E 1 0 0 5 C C Z Z A C C C Z C Z A B C C C Z C Z Z A B C C C Z C Z Z A B C C C Z C Z Z A B C C C Z C Z Z A B C C C Z C Z Z A B C C C Z C Z Z Z A B C C C Z C Z Z Z A B C C C Z C Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	PARTS CODE



## 2 Main Power supply PWB unit

						1
NO.	PARTS CODE	PRICE RANK		PART RANK	DESCRIPTION	
19	VCEAGU1AW108M	A C		С	Capacitor (10WV 1000 <sub>µ</sub> F)	-
20	VHDDAN202K/-1	AB		В	Diode (DAN202K)	_
21	VHDRK13///-1	AF	N	В	Diode (RK13)	
22	VHDRM10Z///-1	A C	N	В	Diode (RM10Z)	-+
23	VHD11DQ03//-1	ΑE		В	Diode (11DQ03)	
24	VHEHZ5C1///-1	AB		В	Zener diode (HZ5C1)	_
25	VHiLB1247//-1	A M		В	IC (LB1247)	
26	VHiLR38045/-1	A Q	N	В	IC (LR38045)	-
27	VH i 5 3 2 5 7 F 5 2 1 6	ΑU	N	В	IC(53257F5216)	
28	VRS-TP2BD473J	AA	1.00	С	Resistor (1/4W 47KΩ ±5%)	_
29	VRD-RB2HY100J	AA	N	C	Resistor (1/2W $10\Omega \pm 5\%$ )	
30	VRS-TP2BD102J	AA		С	Resistor (1/8W 1KΩ ±5%)	
31		AA	100	С	Resistor (1/8W 10K $\Omega$ ±5%)	
32	VRS-TP2BD104J	AA		С	Resistor (1/8W 100KΩ ±5%)	
33	VRS-TP2BD105J	AA		С	Resistor (1/8W 1.0M $\Omega$ ±5%)	
34	VRS-TP2BD123J	AA		С	Resistor (1/8W 12K $\Omega$ ±5%)	
35	VRS-TP2BD330J	AA	See See	С	Resistor (1/8W 33 $\Omega$ ±5%)	
36	VRS-TP2BD681J	AA	100	С	Resistor (1/8W 680 $\Omega$ ±5%)	
37	VRS-TP2BD682J	AA		С	Resistor (1/8W 6.8K $\Omega$ ±5%)	
38	XBBSD20P06000	AA		С	Screw (2×6)	
39	XBBSD20P08000	AA		С	Screw (2×8)	
40	XNESD20-16000	AA	100	C	Nut (M2)	$\neg$
	(Unit)			100		
901	DUNTK1059ECZA	ВТ	N	E	Main Power supply PWB unit (USA only)	
301	DUNTK1059ECZZ	ВТ	N	Ε	Main Power supply PWB unit (Other countries)	
		100				

## 3 FPC PWB unit

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	
1	QCNCW1293CCZZ	AY		С	Connector (60pin)
	QCNCM1295CC6J	AV	14.4	С	Connector (60pin)
	XBBSD20P08000	AA		С	Screw (2×8)
	XBBSD20P10000	AA	1 1/2 B	С	Screw (2×10)
5	XNESD20-16000	AA		С	Nut (M2)
	(Unit)		100		
901	DUNTK1060ECZZ	BN	N	E	FPC PWB unit
		200	179	192	
			100	11.2	
			~ · ·		

# 4 Switch PWB unit

NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	
1	QCNCW1007EC0G	ΑE	N -	С	Connector (7pin)
2	QSW-M0131FCZZ	A C		В	Key switch
3	Q S W - S 1 0 7 4 C C Z Z	AE		В	Slide switch
	(Unit)				
901	DUNTK1057ECZZ	AV	N	E	Switch PWB unit
		1.5			
				1254	

# 5 Packing material & Accessories

	NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
	1	LHLDZ1002ECZZ	AB	N	D	Paper holder(Left)
Ĺ	2	L H L D Z 1 0 0 3 E C Z Z	AB	N	D	Paper holder(Right)
1	3	NSFTZ1002ECZZ	AL	N	С	Paper shaft (USA only)
L		N S F T Z 1 0 0 1 E C Z Z	AL	Ν	С	Paper shaft (A4 size)(Other countries)
L	4	QPLGJ1022CCZZ	A Q		С	Cassette cable plug
Δ		RADPA1004ECZZ	ВМ	N	В	AC adaptor (USA)
Δ		RADPA1004ECZA	вМ	2	В	AC adaptor (MV)
Δ		RADPA1004ECZB	BN	N	В	AC adaptor (MB)
Δ		RADPA1004ECZC	BN	N	В	AC adaptor (MA)
Δ		RADPA1004ECZD	BN	N	В	AC adaptor (SH)
Δ		RADPA1004ECZE	BN	. N	В	AC adaptor (SE)
Δ	5	RADPA1004ECZF	BN	N	В	AC adaptor (SB)
Δ	- 1	RADPA1004ECZG	BN	N	В	AC adaptor (SC)
Δ		RADPA1004ECZH	BN	N	В	AC adaptor (SK)
Δ		RADPA1004ECZi	BN	N	В	AC adaptor (SN)
Δ		RADPA1004ECZJ	BN	N	В	AC adaptor (SM)
Δ		RADPA1004ECZK	ВМ	N	В	AC adaptor (SJ)
Δ		RADPA1004ECZL	BN	Ν	В	AC adaptor (SD)
L	6	TiNSE1032ECZZ	AR	N	D	Instruction book (USA only)

## 5 Packing material & Accessories

	NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	D.E.	SCR	PTIC	) N
1	6	TiNSM1033ECZZ	BC	N	D	Instruction book (E,F,G,S,I)	MAAN.	AMM ST	
1	7	UBAGZ1001ECZZ	ΑZ	N	D	Hard case	1/4	9.1	
	8	SPAKA0050ECZZ	AK	N	D	Packing cushion	7	E A L	
]	9	OI MIGGO G G T E G E E	AK	N	D	Packing case		9.7	8 9 0 3 1 ( P 2
]	10	SPAKA0178ECZZ	A D	N	D	Packing cushion for accessories		4 4 4	
]	11	SPAKA0179ECZZ	A C	N	D	Sheet for paper			
		SPAKA146ACCZZ	AB		D	Packing cushion		1 1	
]		PCAPH1013CCZZ	A D	- 2010	С	60pin Connector cap			
	14		AA		D	Caution card	1 1		
]	15	GLEGP1030CCZZ	AB		С	Rubber spacer for hard case (1.6T)			
						The first part of the second		- 4	
١,		Marine Transfer of the State of							
ı	1000000			14 14 1					

NO.	Printer unit PARTS CODE	PRICE	NEW	PART	DECODIBLION	
1		RANK B A	MARK	RANK	DESCRIPTION Frame unit	
2		AR		C	Paper guide B	(1-1)
3	0 0 P D G 2 4 9 / / / /	BB		c	X motor unit	(2-1
4	00P07G0247///	AL		C	Idler gear	(2-2
5	00PDG214////	AN		С	Pulley gear unit	(2-3
6	00P17G0029///	AR	10 0 187	С	Wire unit(A)	(2-4-1
7	00P17G0028///	AR		С	Wire unit(B)	(2-4-2
8		A D		С	Wire spring	(2-4-3
10	0 0 P D G 2 1 8 / / / / 0 0 P D G 2 1 9 / / / /	AR		C	Roller fixing base unit(left)	(2-5
11	0 0 P 1 0 G 0 4 9 3 ///	AR		C	Roller fixing base unit(right) Slider shaft	(2-6
12		AC		č	Screw	(2-7 (SP2×3.5
13		AA		C	Screw	(SP2×3.5
14	0 0 P 2 7 - 0 0 0 2 - 1 9	АА	. 4 7	C	E type ring	(RE1.5
15	0 0 P 2 7 - 0 0 0 6 - 1 9	AB		С	E type ring	(RE4
	00PDG250/////	ВК		В	Y motor unit	(3-1
	0 0 P D G 2 6 5 / / / /	BB		С	Platen roller unit	3-3
18	0 0 P 0 7 G 2 4 7////	AL		С	Idler gear	(3-2
19		AR		С	Paper hold plate unit(left)	(3-4
20	0 0 P 1 9 G 0 3 6 9 / / /	A D		C	Paper holder spring	(3-5-1
	0 0 P D G 2 1 7 / / / / / 0 0 P 1 9 G 0 3 6 9 / / /	A R A D		OO	Platen spring	(3-5
23		AC		C	Paper holder spring Platen spring	(3-5-1
	0 0 P 1 2 G 0 2 0 4 - 1 1	AE		C	Release lever(gray)	(3-6
25	0 0 P 1 9 G 0 3 9 1///	AD		C	Release lever spring	(3-8
27		AA	4 14 4	Č	Screw	(SP2.3×3.5
29	0 0 P 2 7 - 0 0 0 3 - 1 9	AA		C	E type ring	(RE2
30	0 0 P 2 3 G 0 0 5 6 - 0 1	A C		С	Washer	(WF3.3
	0 0 P D G 2 2 4 / / / /	BG		С	Z motor unit	(4-1
	0 0 P D G 2 6 0 / / / /	ΑZ		С	Ejection lever shaft unit	(4-2
	0 0 P 1 9 G 0 3 7 0 ///	A D		С	Z lever spring	(4-2-4
	0 0 P D G 2 3 7 / / / / / 0 0 P D G 2 2 3 / / / /	A K A Q		C	Z cam gear unit	(4-3
	0 0 P D G 2 6 2 / / / /	AW		C C	Z motor spacer	(4-4
	0 0 P D G 2 4 0 / / / /	AN		C	Slider (II) unit Rotary holder unit	(4-5
	0 0 P D G 2 0 6 / / / /	AU		č	Slider ( I ) unit	(4-5-1 (4-5-2
43	00P01G0703///	AN		Č	Card guide	(4-5-3
44	00P01G0549///	AG		C	Shaft hold plate	(4-5-4
45	0 0 P 3 4 L 0 3 0 9 - 0 0	A C		С	Screw	(4-5-5
	00P19G0372///	A D		С	Color—change lever spring	(4-5-6
	0 0 P 1 3 G 0 5 5 4 / / /	A C		C	Detent plate	(4-5-7
	0 0 P 1 3 G 0 5 4 7 - 0 4	AN		C	Holder ring	(4-5-8
	0 0 P 1 3 G 0 5 4 9 / / / 0 0 P D G 2 7 6 / / / /	A F		C B	Stopper	(4-6
	0 0 P 6 2 - 0 0 1 0 / / /	AG		В	Switch unit Carriage position detector switch	(4-7
	0 0 P 1 9 G 0 3 8 1 ///	AC		Č	Z damper spring	(4-7-1
	0 0 P 3 0 - 0 3 1 2 - 0 0	AC		Č	Screw	(4-8 (SP2×5
	0 0 P 2 3 - 0 0 5 7///	AA		C	Waher	(WF2.2
58	00P23G0049///	ΑE		C	Rubber bushing	(6-1
	00P63G4021///	AP		Č	Wafer assembly	(6-2
60	0 0 P 1 1 G 0 1 7 9///	A D		С	Lead guide(Left)	(6-3
	00P11G0178///	A D		С	Lead guide(Right)	(6-4
	00P68G1179///	AK		С	Earth wire	(6-5
63	0 0 P 2 4 - 0 0 0 8 - 0 0	A C		С	Waher	(WF2.8
	0 0 P 3 0 - 4 C 0 8 - 0 0	AB		C	Screw	(SP2.6×3
	0 0 P D G 2 5 9 / / / /	AY		C	Ejection lever unit	(4-2-1
102 103	0 0 P 1 3 G 0 5 5 9 / / / 0 0 P D G 2 3 6 / / / /	A D A K		C	Connecting ring	(4-2-2
104	0 0 P 7 2 - 0 0 1 2 / / /	AT		C	Z cam lever unit	(4-2-3
	0 0 P 7 2 - 0 0 1 2///	AT		C	Pen-stroke adjustment jig A	(7-1
100	(Unit)	_ ^ !			Pen-stroke adjustment jig B	(7-2
901	DUNT-1042ECZZ	ВW	N	E	Printer unit (PTMPG3308A)	

## Index

Index	WBW BO	199	ОИ	30	on areas
PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	0.0061400]
[C] CCOVA1003EC01	1- 6	A L	N	D	19000614001
DUNT-1042ECZZ	1- 22	BW	N	E	1000-62-000
UUNI-104ZEGZZ	6- 901	BW	N	E	00065300043
DUNT-1058ECZZ	1- 51	AW	N	E	UUP 2 3 G U U S S
DUNTK1057ECZZ	1- 18	AV	N	E	0000-67400
"	4- 901	AV	N	E	7000-17400
DUNTK1059ECZA	1- 41	ВТ	N	E	0000-124001
//	2- 901	BT	N	E	7 11 5 0 - 11 5 4 11 0 1
DUNTK1059ECZZ	2- 901	BT	N	E	0000-0000
DUNTK1060ECZZ	1- 27	BN	N	E	X160-06400
//	3- 901	BN	N	E	CORU-UE 900F
[G]		BIR	. 0	0.0	8000 06100
GCABA1009ECZZ	1- 43	AQ	N	D	50503 F 5 4 6 - 0 ]
GCABB1010ECZZ	1- 5	AT	N	D	0100-104001
GFTAA1267CCSA	1- 50	AB	N	D	F 1 1 1 2 A 0 3 1 1 1 1
GITAZ1002ECZZ	1- 24 1- 45	A F A A	N	C	2100-214001
GLEGP1009CCZZ GLEGP1030CCZZ	5- 15	AB	1-0-	C	0 0 0 F 7 Z - 0 0 F 3
GWAKP1041CCZZ	1- 49	AF		C	
[H]	,				
HDECA1011ECZZ	1- 8	AF	N	D	
HDECA1012ECZZ	1- 7	ΑE	N	D	
[]]	1 10			_	
JKNBZ1952CCSA	1- 12	A M A M	N	C	
JKNBZ1952CCSB JKNBZ1952CCSC	1- 13	AM	N	C	
[L]	1 14	A IVI	-	-	
LANGK 1005 ECZZ	1- 33	AG	N	С	and the second
"	2- 1	AG	N	С	laufa 9.
LANGK1006ECZZ	1- 31	A D	N	С	19
LANGK1007ECZZ	1- 47	AC	N	C	
LBNDJ2003SCZZ	1- 20	AA	N.	C	-6,01 4.3
LHLDZ1002ECZZ	1- 1 5- 1	A B	N N	D	
LHLDZ1003ECZZ	1- 2	AB	N	D	2-6-7
//	5- 2	AB	N	D	man and least
LPIN-1001ECZZ	1- 3	AB	N	C	(SEM)08(RES)
LX-BZ1155CCZZ	1- 11	AA	SHILL	C	
LX-WZ1010ECZZ	1- 21	AA	N	C	2 7 7 MC
NSFTZ1001ECZZ	5- 3	AL	N	С	1803
NSFTZ1001ECZZ	5- 3	AL	N	C	
[P]	10115 13	D15 - W	2772 6	10 12 12 12 12 12 12 12 12 12 12 12 12 12	Dentel (Metr)
PCAPH1013CCZZ	5- 13	AD	1,420	C	E CONTROL OF
PSHEZ1144CCZZ	2- 3	AA		C	mnest net
PSLDC1007ECZZ	1- 42	AF	N	C	principal dis
PSLDC1008ECZZ PTPEH1005ECZZ	1- 29	AE	N	C	0 - 0
PTPEH1006ECZZ	1- 9	AD	N	C	8408 4-4
PTPEH1084CCZZ	1- 53	A A	estarT .	С	nessus I
[ Q ]	ga lightagh	LUSA	10 Je 10 il	Le lap	Majolas (CS)
QCNCM1295CC6J	1- 26	AV	7 1000	C	mielles of the
0CNCM1222CC0B	3- 2 1- 39	AV	10000	B	alana and
QCNCM1338CC0B	2- 5	AA	CORLINS	В	Dental C 1
QCNCM5016SC0G	1- 34	AB	10007	C	1100
//	2- 6	AB	n13 , ve	C	19814
QCNCW1004EC5J	2- 7	AS	N	C	Regula
QCNCW1006EC1G	1- 30	AN	N	C	
QCNCW1007EC0G	1- 17	AE	N	C	1 C adT
0CNCW1008EC0B	4- 1 1- 35	AE	N	B	1 70 0
QCNCW1293CCZZ	1- 25	AY	1	C	1
//	3- 1	AY		C	
QCNTM1051CCZZ	2- 4	_	OMB	C	1 Z-p [Kuwa]
QCNW-1011ECZZ	1- 40		N	C	
0144010020077	2- 8		N	B	2-2 Sand
QJAKC1003CCZZ	1- 36 2- 9		+	В	
QJAKC1013CCZZ	1- 38		AH.	В	e 1-p  Suns
//	2- 10	_		В	
QJAKC1016CCZZ	1- 37		120	C	moste.
//	2- 11	AC		C	
QLUGE1005CCZZ QPLGJ1022CCZZ	2- 12 5- 4	-	-	C	
QSW-M0131FCZZ	1- 16	_	T S . 00	В	Leney   Yeney
//	4- 2		24 050 , 80	В	Sevara

PARTS CODE	NO	)	PRICE	NEW	PART	PARTS CO
A TRANSPORT OF THE PARTY OF THE	1-	15	RANK	MARK	RANK	
QSW-S1074CCZZ	4-	3	AE	18	В	- 10 Ha 600 900 0
QTANZ1003ECZZ	1-	10	AC	N	C	CVC # 3 # 0 7 0 V
[ R ]		1	ВМ	7 5		7/003801001
RADPA1004ECZA	5-	5	BN	N	В	200380700
RADPA1004ECZB RADPA1004ECZC	5- 5-	5	BN	N	B	13830Q309]
RADPA1004ECZD	5-	5	BN	N	В	(100000000
RADPA1004ECZE	5-	5	BN	N	В	X82 88 0 99 0 0 0 1
RADPA1004ECZF	5-	5	BN	N	В	10 1 1 5 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
RADPA1004ECZG	5-	5	BN	N	В	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
RADPA1004ECZH	5-	5	BN	N	B	0000000000
RADPA1004ECZi RADPA1004ECZJ	5-	5	BN	N	В	7 8 5 0 0 1 0 9 0 0
RADPA1004ECZK	5-	5	BM	N	В	- 100000 100 100 100 100 100 100 100 100
RADPA1004ECZL	5-	5	BN	N	В	C C + U D O 1 4 U O 1
RADPA1004ECZZ	5-	5	BM	N	В	
RC-CZ1021CCZZ RC-CZ1039CCZZ	2-	13	AB	-	C	030031700
RC-CZ1039CCZZ	2-	15	AC	-0.1	C	V+00001909
RCiLZ1032CCZZ	2-	2	AD	12	C	CREWARD CAPTURE
RFiLN1008CCZZ	2-	16	AH		С	00000011001
RRLYZ2400QCZZ	2-	17	AP		В	
[S]	-	•	A 1/	NI.	-	100011001
SPAKA0050ECZZ SPAKA0178ECZZ	5-	10	AK	N	D	9,0,0001900
SPAKA0178ECZZ	5-	11	AC	N	D	1000190036
SPAKA146ACCZZ	5-	12	AB	- 0	D	COCOBCLADO
SPAKC0094ECZZ	5-	9	AK	N	D	3
[ T ]	-	14	mo t	se Cl	-	GF .
TCAUK1191CCZZ TiNSE1032ECZZ	5- 5-	6	AA	N	D	Hore connecting
TiNSM1033ECZZ	5-	6	BC	N	D	
[U]			20			service and alternative in
UBAGZ1001ECZZ	5-	7	AZ	N	D	eray, or prosent
UBATN1003ECZZ	1-	-32	BA	N	A	e alsk horder in
[V]	2-	10	AB	wath	С	of and
VCEAGU1AW107M VHDDAN202K/1	2-	18	AC	-	C	
VHDDS1588L2-1	2-	20	AB		В	
VHDRK13///-1	2-	21	AF	N	В	
VHDRM10Z///-1	2-	22	A C	N	В	
VHD11DQ03//-1 VHEHZ5C1///-1	2-	23	AE		B	
VHiLB1247//-1	2-	25	AM		В	
VHILR38045/-1	2-	26	AQ	N	В	
VH i 5 3 2 5 7 F 5 2 1 6	2-	27	AU	N	В	
VRS-TP2BD473J	2-	28	AA	- NI	C	
VRD-RB2HY100J VRS-TP2BD102J	2-	30	AA	N	C	
VRS-TP2BD1023	2-	31	AA	. 411	C	
VRS-TP2BD104J	2-	32	AA		С	N. I.
VRS-TP2BD105J	2-	33	AA		С	V \
VRS-TP2BD123J	2-	34	AA	-	C	
VRS-TP2BD330J VRS-TP2BD681J	2-	35 36	AA	+	C	
VRS-TP2BD682J	2-	37	AA	1	C	
[X]	g2.			and the	100	ac
XBBSD20P06000	1-	28	AA	-	C	
// VPDCD20D00000	2-	38	AA	1000	C	re ama mar na
XBBSD20P08000	3-	39	AA	11112 4	C	ores to the disk
XBBSD20P10000	3-	4			С	
XBBSM20P06000	1-	52	AA		С	
XBSSM20P06000	1-	4	AA	- 11	C	
XNESD20-16000	2-	40	AA	-	C	
XUBSD20P04000	3-	23	AA	71	C	
XUBSD20P06000	1-	19	AA		C	
XUBSD26P06000	1-	48	AA	. Htt	С	
XUBSD26P08000	1-	44	AA	100	С	
[0]	6-	42	AU	-	С	
0 0 P D G 2 0 6//// 0 0 P D G 2 1 4////	6-	5	AN	-	C	
00PDG216////	6-	-	AR	- 11	C	
00PDG217////	6-	21	AR		С	
00PDG218////	6-	9	_		C	
00PDG219////	6-	10 39	AN	- 13	C	
0 0 P D G 2 2 3 / / / / 0 0 P D G 2 2 4 / / / /	6-		BG		C	
00100227/////	0.	JI	, ,,	_		L

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	
00PDG236/////	6- 103	AK	OMEN	С	PARTS JU
00PDG237/////	6- 38	AK	Page 1	С	TARREST STATE
00PDG240////	6- 41	AN	1	С	
00PDG249////	6- 3	BB		C	TO A WILLIAM KIND
00PDG250////	6- 16	BK		В	The state of
00PDG259////	6- 101	AY		C	THE WALLOW AR
00PDG260////	6- 32	AZ	- 30	C	S A A A VI A A A A A
00PDG262////	6- 40	AW		С	2 1 2 2 7 1 5 5 6 7
00PDG265/////	6- 17	BB		C	3 4 7 6 7 6 7 7 4 7
00PDG275////	6- 1	BA		С	0 4 6 6 7 8 6 7 8 4 7
00PDG276////	6- 50	AP	5	В	5 5 6 5 1 E S 7 5 5 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7
00P01G0549///	6- 44	AG	7.5	С	3100730000
00P01G0557///	6- 2	AR		C	TAIDOLAGGAG
00P01G0703///	6- 43	AN	-57	С	3 8 0 0 1 8 0 0 8 0
00P07G0247///	6- 4	AL		С	2100120000
00P07G247////	6- 18	AL		C	5105140010
00P10G0493///	6- 11	AR	- 3-1	С	3 1 2 2 1 2 2 2 2 2 2 2
00P11G0178///	6- 61	A D		С	2100776776
00P11G0179///	6- 60	AD	- Variable	С	STEATED OF
00P12G0204-11	6- 24	AE		С	2000100000
00P13G0547-04	6- 48	AN		C	
00P13G0549///	6- 49	AF		С	555655556
00P13G0554///	6- 47	AC	- 6	С	Sobore - So
00P13G0559///	6- 102	A D		С	000000000000000000000000000000000000000
00P17G0028///	6- 7	AR		С	13417
00P17G0029///	6- 6	AR		С	3 1 2 1 2 4 3 4 4 5
00P19G0365///	6- 23	AC		С	70.77 4 4 4 7 6 0
00P19G0367///	6- 8	A D	-51	C	20070449700
00P19G0369///	6- 20	A D	123	С	7.5.2 8.1. 8.9.5.00
//	6- 22	AD	3	С	

6- 36 6- 46 6- 52 6- 25 6- 57 6- 58 6- 30 6- 63 6- 14 6- 29	A D A C A D A A A E A C A C	ON S. S.	C C C C C C	PARTS DU
6- 52 6- 25 6- 57 6- 58 6- 30 6- 63 6- 14	A C A D A A A E A C A C	0 .2	C C C C	
6- 25 6- 57 6- 58 6- 30 6- 63 6- 14	A D A A A E A C A C		0000	
6- 57 6- 58 6- 30 6- 63 6- 14	A A A E A C A C	5 2	CCC	
6- 58 6- 30 6- 63 6- 14	A E A C A C		C	
6- 30 6- 63 6- 14	A C	5 . 3 . 1	С	5 6 3 6 5 7 6 16 16
6- 63 6- 14	AC			SEJAT CHIE
6- 14				
	ΔΔ		C	TAALST COLE
6- 29	nn.	2 2	С	
0 23	AA		С	TOPALNTHIA
6- 15	AB		С	
6- 13	AA		С	A A A A A M T IN LINY
6- 12	AC	a_c_1	С	
6- 53	AC		С	3 n 2 n 1 8 T 16 1 173
6- 27	AA	377	С	
6- 64	AB		С	Tall To
6- 45	AC		С	1000100000
6- 51	AG		. В	ALOLOGAÇO
6- 59	AP	77	С	NEACTARTED
6- 62	AK	77.3		CONTRACTOR
6- 104	AT	7.7	С	1000 0000
6- 105	AT		С	فالقموا وكالما
	2 - 1 - 2		550	)
77	1 10		550	i i i i i i i i i i i i i i i i i i i
			110	101
Tr I	a to		7.00	10001 2011
10			000	- 3 2 7 4 2 7 7 7
	6- 15 6- 13 6- 12 6- 53 6- 27 6- 64 6- 45 6- 51 6- 59 6- 62 6- 104	6- 15 AB 6- 13 AA 6- 12 AC 6- 53 AC 6- 27 AA 6- 64 AB 6- 45 AC 6- 51 AG 6- 65 AC 6- 51 AG 6- 62 AK 6- 104 AT	6- 15 A B 6- 13 A A 6- 12 A C 6- 53 A C 6- 27 A A 6- 64 A B 6- 45 A C 6- 51 A G 6- 65 A C 6- 50 A P 6- 62 A K 6- 104 A T	6- 15 AB C 6- 13 AA C 6- 12 AC C 6- 53 AC C 6- 27 AA C 6- 64 AB C 6- 45 AC C 6- 51 AG B 6- 59 AP C 6- 62 AK C 6- 104 AT C

Parts code			Voltage(V)	Type of plug	Country
RADPA100	4ECZZ	U.S.A.	120	Flat 2-p	U.S.A.
"	ZY	Canada	120	Flat 2-p	Canada
5 H	ZA	MV	220	Round (SEV) 2-p	Germany, Finland, Sweden, Norway, Denmark, Switzerland (SEV)
"	ZB	МВ	240	RV -	England
8 1 W	zc	MA	240	Square (NSW) 2-P	Australia, New Zealand, Fiji
<b>1</b>	ZD	SH	220	Round 2-p	Republic of South Aflica
n	ZE	SE	200	Round 3-p	Hong Kong
11	ZF	SB	220	Round 2-p	Rumania, Spain, Turkey, U.S.S.R, Yugoslavia, Argentina, Bolivia, Brazil, Austria, Belgium, Bulgaria, Czechoslovakia, France, Chile, Paraguay, Peru, Uruguay, French Guiana, Guadeloupe, Greece, Netherlands, Hungary, Iceland, Italy, Poland, Portugal, Afghanistan, Thailand, Burme, India, Indonesia, Iran, Iraq, Jordan, Lebanon, Nepal, Pakistan, Qatar, Algeria, Dahomey, Ethiopia, Ghana, Republic of the Ivory Coast, Cameroun, Kenya, Malavi, Mali, Rwanda, Sudan, Togo, Tunisia, Yemen Bangladesh, Mozambique, Libya, Congo, Angola, The United Arab Emirates, S.R. of Viet Nam.
"	ZG	sc	110	Flat 2-p	Taiwan, Jamica, Liberia, Guam
"	ZH	SK	240	Round 2-p	Kuwait, Zambia, Uganda
"	ZI	SN	127/220	Flat 2-p	Saudi Arabia
"	ZJ	SM	240	Square 3-p	Singapore, Malaysia
- "	ZK	SJ	220	Flat 2-p	Honduras, Philippines
9 "	ZL	SD	120	Flat 2-p	Republic of Panama, El Salvador, Trinidad and Tobago, Colombia, Nicaragua, Venezela, Mexico, Bermuda, Costa-Rica, Dominica, Ecuador, Guyana, Guatemala, Barbados.

# MODEL CE-1600F

- 2.5" floppy disk drive
- Since individual parts replacement is not possible with this model, when a failure is discovered after the test mention in Section 7, Test program, the unit must be replaced with new one.

1. Specifications	100
2. Cautions in installing and removing the CE-1600F 98 6. Circuit diagram and parts positions	100
3. Block diagram	102
4. Circuit description	103

## 1. Specifications

Model name: CE-1600F

Product name: Floppy disk drive Drives: One drive (one side)/unit

Recording media: 2.5" two-sided floppy disk

Recording method: GCR (4/5)

Tracks: 16 tracks/side
Capacity: 64KB (one side)
(8 sectors/track)

Power supply: 6VDC: Supplied from the unit connected.

Power consumption: 2.5W

Operating temperature: 10°C ~ 35°C

(drive operating requirement)

Humidity:  $20\% \sim 80\%$  (without moisture condensation) Physical dimensions:  $96mm(W) \times 122mm(D) \times 39mm(H)$ 

Weight: 470 grams

Accessories: 2.5" two-sided floppy disk (x 1), instruction

book (x 1)

Option: CE-1650F

(contents of 10 2.5" two-sided floppy disks)

NOTE:  $^{\prime}2.5^{\prime\prime}$  (63.5 mm) indicates the diameter of the


floppy disk media,

# 2. Cautions in installing and removing the CE-1600F

## 2-1. Cautions in installing the CE-1600F


Power must be shut off to the CE-1600P before connecting the CE-1600F to the CE-1600P.

Pay special attention to hold the unit in a way as shown in the figure below with care not to touch the disk holder, in order to avoid a read/write failure because of center deviation.




## 2-2. Cautions in removing the CE-1600F

Before the removal of the CE-1600F, make sure that the power is off and remove it without adding force to the disk holder (see the figure below).





## 3. Block diagram



#### 4. Circuit description

#### 4-1. Internal operation

Since the floppy disk controller is contained within the 2.5" floppy disk drive unit and directly interfaced with the bus line, data line and control signals are directly connected.

So, only the power-on-reset signal generation circuit and the amp's 5VC (+5V) supply regulator circuit are provided for circuit.

## 4-2. Power-on-reset signal generation circuit




Fig. 1 Reset circuit




Fig. 1 shows the reset circuit and Fig. 2 shows its timings. R5 is a charge current regulating resistor C3 which is used for pullup and delay. D4 is a diode which is used to bypass the charge in C3 to VCC line when VCC is off.

The reason why the reset signal is required at power on is to hold it in the standby mode so as to avoid malfunction in the floppy disk controller inside the floppy disk unit.

## 4-3. Regulated power supply circuit




Fig. 3 Regulated power supply circuit

Fig.3 shows the regulated voltage supply circuit. In this circuit, floppy disk unit's 5VC (5V of amp) is supplied from VP (battery voltage), because 5VC can not be supplied from VCC on account of current restriction.

For the voltage of 5VC is used with a voltage difference of 0.5V minimum against VCC, the power is produced in reference to 5VB through the differentiation circuit composed of TR2 and TR3, not merely the regulator circuit. 5VB is a transistor output which is employed to turn on/off VCC with the MOTOR ON signal, and it has less voltage drop caused in the transistor, as compared with VCC. So, D1 is inserted to the output voltage feedback transistor TR3 to correct 5VC to be 0.2 to 0.3 volts higher then 5VB in appearance. (A schottky barrier diode is used for D1.)

## 5. Brief description of floppy disk drive values

The floppy disk controller is implemented within the 2.5" floppy disk drive, and the floppy disk driving and head seeking are done by one motor. The floppy disk is driven by the belt and the head is seeked using the solenoid and cam.

The floppy disk controller and its peripheral logic are contained in a single chip gate array (2700 gates) and the read/write amplifier is also in a single chip LSI, which are directly bus connected to permit a low voltage driving.

Floppy disk format and write method are unique to the floppy disk. Though the floppy disk drive is for one-sided operation, both sides of the media can be used.

## Specification of FDU 250

- 1) Memory capacity: 64KB (512 Bytes/sector, 8 sectors/track)
- 2) Recording method: GCR (4/5)
- 3) Transfer speed: 250K bits (25K Bytes/sec)
- 4) Track density: 48 TPI
- 5) Total tracks: 16
- Revolutions:270 rpm
- 7) Access time:

One step 80 milliseconds from track 00 to track 15. 170 milliseconds to restore from track 15 to track 00. Settling time:


50 milliseconds

8) Motor startup time:


0.5 second

NOTE: GCR is an abbreviation of of Group Coded Recording. A single byte, 8 bits, data are divided into two 4-bit data which is also converted onto a 5-bit data. Thus, a single byte (8 bits) is recorded on the media as a 10-bit data.


## 6. Circuit diagram and parts positions







NOTE: Slack in the jumper (J1) must be treated in the opposite direction as the 25-pin connector, because the rib is provided between the connector and J1.



#### 7. Test methods

As the 2.5" floppy disk drive used in the CE-1600F incorporates the floppy disk controller within the drive unit, it operates as an external memory unit of the I/O space as seen from the PC-1600.


The following five test items are tested.

- 1) Motor on/off
- 2) Head seek
- 3) Sector read/write
- 4) Sense media
- 5) Sense write protect

#### 7-1. Test items

- 1) Detection of motor on action (ready check)
- 2) Read and verify of the data on the media
- 3) Write test data onto the media without write protect
- 4) Read and verify of the data on the media, again
- 5) Sense write protect

Test results are represented by the status register and IOCS error code,



Test flowchart

## 7-2. Items required

- 1) PC-1600
- 2) CE-1600P
- 3) CE-1600F
- 4) EA-160
- 5) Test program stored media (UKOGC3018CSZZ)
- 6) Test media which has been prepared by the data write program.
- 7) Printout paper

## 7-3. Preparing test media

The test media required for the test can be prepared in the following way:

- 1) Install the PC-1600, CE-1600P, and CE-1600F (test installation) with the EA-160 in connection.
- Turn on the PC-1600 and insert the test program contained media,
- 3) Type the command 'LOAD"X:WMEDIA" and push the ENTER key.
- 4) When the prompt symbol appears, remove the test program stored disk and ensure that the machine is in the RUN mode. Next, type the command 'R.(RUN)', then push the ENTER key.

Step 2916	Display message	Note
RUN ENTER	***INIT & DATA WRITE*** SET BLANK MEDIA & HIT [ENTER] KEY!!	Set the blank media (CE-1650F).
Set the side A of a blank disk (CE-1650F).		(5V±0.5 <b>V</b> )
ENTER Is to granditor	Set diskette for X: MEDIA INTIALIZE NOW!!	The green access lamp of the CE-1600F comes active for 5 seconds.
ENTER n rotom ent re	***INIT & DATA WRITE*** MEDIA INITIALIZE NOW	The green LED comes active for 20 seconds.
the media tha	***INIT & DATA WRITE*** WRITE DATA NOW!!	The green LED comes active for 3 seconds.
	***INIT & DATA WRITE*** DATA READ NOW!!	The green LED comes active for 7 seconds.
	***INIT & DATA WRITE*** MEDIA INIT & DATA WRITE OK!!	Format and data write are completed (side A).

- 5) If an error is encountered, check the display message for an error indication.
- 6) Since the side B should be formatted only, set the media in the RUN mode. Type the command 'INIT"X:", then push the ENTER key to format the media.
- After successful termination, set the write protect tab (side B) to the WP side.
- 8) The test media has been complete with the above procedure.

#### 7-4. Operational test procedure

- 1) Install the PC-1600, CE-1600P, and CE-1600F (test installation) with the EA-160 in connection.
- 2) Turn on the PC-1600 and insert the test program con-




tained media.

- 3) Type the command 'LOAD"X:CE-1600F" and push the ENTER key.
- 4) When the prompt symbol appears, remove the test program stored disk and turn off the PC-1600.
- 5) Disconnect the test installation CE-1600F from the CE-1600P.
- 6) Connect the CE-1600F to be tested with the CE-1600P.
- 7) Turn on the PC-1600.
- 8) Type the command 'R.(RUN)', then push the ENTER key.
- When the prompt is issued for setting of the media, insert the test media with the side A face up.
- 10) Push the ENTER key. If other key is pushed, the test resumes from 8).
- 11) After continuous test of test items, 1 thru 4, "OK" is displayed when the test has been successful. If not successful, the error is indicated on the display and the printer.
- 12) After successful ending of test items, 1 thru 4, remove the test media and set the side B of the media whose write protect tab is set to WP.
- 13) Push the ENTER key now to check the function of the write protect switch. If it has been successful, the description is printed and the test terminates.
- 14) During this write protect test period, measure the +5VC check point of the interface board with the dc voltmeter to check that it is within a range of 4.5VDC to 5.5VDC (5V±0.5V).

## 7-5. Write protect test

This test is conducted to check proper functioning of the write protect of the floppy disk drive.

- Test description
  - Check class 05 (CHECK 05)
     Insertion of the media is checked after the motor has turned on and functioning of the write protect is checked. That is, it checks that it is the media that write protected.
- Check items
  - During the test (while the access LED is active), measure the voltage across pads at two locations of the pattern side using the dc voltmeter (6 to 10VDC) to ensure that it is 5VDC±0.5VDC (4.5V ~ 5.5V).
  - 2) When the access lamp goes out, make sure that 5VC is now turned to 0V.
  - 3) After completion of the test, check the display message on the PC-1600 that "OK" is on display.





5VC voltage test location (pattern side)

## **8 PARTS LIST & GUIDE**

## 1 Exteriors

10.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
1	XUBSM26P08000	AA	N	С	Screw (2.6×8)
2	DUNTG1051ECZZ	AP	N	D	Bottom cabinet unit
3	XUBSD26P06000	A A		С	Screw (2.6×6)
4	QEARP1002ECZZ	A A	N.	C	Earth plate
6	PCAPH1002ECZZ	AB	N	С	Connector cap
7	DUNTK1052ECZZ	BC	N	E	Interface PWB unit (This includes No.101~116)
8	LX-BZ1009ECZZ	AB	N	С	Screw
9	GCABB1006ECZZ	AK	N	D	Top cabinet
10	PGUMM1006ECZZ	AB	N	С	Rubber
	PSLDC1005ECZZ	ΑE	N	C	Shield plate A
12	PSHEP1008ECZZ	AB	N	С	Insulator sheet B
	PTPEZ1003ECZZ	AB	N	С	Shield plate fixing tape
14		BZ	N.O	(6) Esing	2.5inch FD unit
	LX-BZ1008ECZZ	AA	N	С	Screw a 201 nortabilitaabi ahan
16	PSLDC1006ECZZ	A D	N	С	Shield plate B
17	HDECA1008ECZZ	AC	N	D S	Dec. panel
	GCOVH1001ECZZ	AH	N	D	Cover \U1
	Q C N C M 1 0 0 3 E C 5 J	AP	N	С	Connector (50pin)
	QCNCW1005EC2E	AF	N	С	Connector (25pin)
	VCTYPU1NX104M	AB		C	Capacitor (12WV 0.10µF)
	VCSATU1AE106M	A D		С	Capacitor (10WV 10µF)
	VHDDS1588L2-1	AB		В	Diode (DS1588L2)
	VHD1SS108//-1	AB		В	Diode (1SS108)
	VHPGL9EG2//-1	AB	N	В	Photo transistor (GL9EG2)
108	VRD-ST2EY104J	AA	r ol or	С	Resistor (1/4W 100K $\Omega$ ±5%)
	VRD-ST2EY472J	AA		C	Resistor (1/4W 4.7KΩ ±5%)
	VRD-ST2EY474J	AA	g111 981	C	Resistor (1/4W 470KΩ ±5%)
	VRD-ST2EY561J	AA	teh is a	C	Resistor (1/4W 560 $\Omega$ ±5%)
	VRD-ST2EY563J	AA		C	Resistor (1/4W 56KΩ ±5%)
	V S 2 S A 1 2 8 6 -/- 1	A D		В	Transistor (2SA1286) most beyones nervy amon 45, tuode
	V S 2 S C 2 0 2 1 - R S C	AF	as begin	I IB	Transistor (2SC2021-RSC)
	XBBSD20P08000	AA	Indal	C	Screw (2×8)
	XNESD20-16000	AA	A PROPERTY	C	Nut (M2) seesu enring pribnedeb norther vor 10s (out)
	TCAUZIOO4ECZZ	AB	N	C	Caution card
	TINSE1034ECZZ	AS	N	D	Instruction book (USA only)
202	TiNSM1035ECZZ	BA	N	D	Instruction book (E,F,G,S,I)
203	SPAKA0056ECZZ	AK	200	D	Packing cushion d.8 x (0) mm 8.54 x (W) mm8.04
203	SPAKAOOSOECZZ	AL	N	D	Packing cushion for set
	SPAKA0100ECZZ	AC	N	D	Packing cushion for media
	SPAKC0092ECZZ	AG	N	D	Packing case 130 Visited and 150 Visited and 1
200	SPARCOUSZECZZ	_ ^ u	(14	-	Tacking case  mulidality seven opens (F v) larte: rever each teathers





## 8 PARTS LIST & GUIDE

# MODEL CE-1600M

#### 32KB RAM module

ment the test mesha with the side A tack ab.		
1. Specifications	105	5. Parts signal layout
2. Parts identification	105	6. Circuit diagram 108
3. Use	105	7. Parts List and Parts Guide 109
4. Consumption current test		
	Colon	

## 1. Specifications

Product name: Program module Model name: CE-1600M Type: Module (RAM) Capacity: 32KB

Backup battery: 3V(DC) lithium battery (CR2032 x 1)

Battery life: About 5 years in the pocket computer, or, about 24 month when removed from the pocket computer under temperature of 20°C. (Subject to variation depending on the usage

and environment.)

Operating temperature: 0 to 40°C

Physical dimensions: 40.9mm (W) x 42.8 mm (D) x 8.5

mm (H)

Weight: 15 grams, including the battery cell

Accessories: Case, cover label (x 3), space cover, lithium battery (in the main unit), instruction book.

## Protect switch


When the switch is set to the side marked with "•", memory write is prohibited so that it disables to write, erase, and revise the memory contents.

When the switch is at the side not marked, the write protect is cleared.

\* When it has been write protected, cover the switch with the cover label to avoid incidental manipulation of the switch.



## 2. Parts identification



## 3, Use

This RAM module may be used in the following way:

- (1) For expansion of user's area,
- For program module separate from the computer's internal memory.
- (3) RAM file

The INIT statement of BASIC must be used to assign it to the above mode.

#### User area

The maximum size of the user memory run under the PC-1600 memory only is 11,834 bytes. (Fig.1) If the machine language area is reserved or a buffer is reserved using the command 'MAXFILES' or 'INIT" COMn:", it will become less than 11,834 bytes.




Fig. 1 Bank 0 user area map




Fig. 2 Bank 0 user area map

Expansion of user area

When "M" is specified with the INIT statement after connecting the RAM module into the memory slot, the computer will acknowledge the RAM module as the user area.






Fig. 3 Computer internal memory and memory slot memory map


When the CE-1600M is connected to S2:



When the CE-1600M is connected to S1:



When the CE-159 is connected to S1: and the CE-1600M is connected to S2:




When the RAM module is connected to both slots of S1: and S2:, connection is made from the smallest memory module to larger module and to the main memory. If they have the same capacity, connection is made in order of S1:, S2: and main memory. A larger capacity memory must be the CE-161 or CE-1600M. Otherwise, the control assumes as if only the larger module is connected.



## Program module

The program modules discussed here is the one that used as a software cartridge. The already compiled programs are stored in the module and connected with the computer for operation.

Assume now that there are five program modules as an example.



Game software	Scientific calculation software	Calories computing software	Com- munication software	Seles statistic software
Α	В	С	D	FOOH)
	(RAM)	/ desci	(O steen G)	

Program modules

According to the need, the desired program module is connected for an immediate program execution.

- 1) Two program modules can be used at the same time.
- When used as the program module, no user area can be contained. But, if the module has been divided into a program module and a user area using the INIT statement, only the declared user area conforms to the user area of (1).
- 3 Creating the program module. After declaring the program area with the INIT statement, the program is written or loaded to that area.
- The memory protected CE-159, CE-161, or CE-1600M must be used for the program module.

## S2: and main memory. A larger caps alubom alif MAR


With this usage, the completed program or data are saved into the memory module, to be loaded onto the user area when so required.

If used as a RAM module, the module is not included in the area


- 1 The module that can be used the RAM file module is the CE-161 and CE-1600M.
- The RAM file module can be accessed free from the main unit. While it is removed from the main unit, the contents are retained by the internal battery.
- What program and data are contained within the RAM file module can be known by means of the FILES statement or LFILES statement. It is possible to change the name or delete the program or data.

## 4. Consumption current test


- 1. Static electricity stored in human body must be released before removal of the board.
- 2. First, remove the lithium battery, and check for a short circuit between electrodes and diodes using an ohmmeter (R x 1 range).
- 3 Connected the 3VDC power supply source as shown in the figure below and check that the consumption power is less than 8 microamperes,



## 5. Parts signal layout



## 6. Circuit diagram




NOTE: Replacement is not permitted for the RAM chip as the wire bonding type RAM chip is used.

# 7. PARTS LIST & GUIDE

## □Exteriors


NO.	PARTS CODE	PRICE	NEW MARK	PART	DESCRIPTION	
	CA1007ECZZ	AB	N	D	Dec.panel for switch display	
2 L X -	BZ1007ECZZ	AA	N	С	Screw 18	
3 HDE	CA1006ECZZ	A D	N	D	Dec.panel for battery cover	
4 PZE	TL1013ECZZ	AA	N	С	Panel insulator sheet	
5 PZE	TL1007ECZZ	AA	N	С	Battery sheet	
6 GCA	BB1003ECZZ	A C	N	D	Top cabinet	
7 PZE	TL1012ECZZ	AA	N	С	Battery insulator sheet	
8 QTA	NZ1002ECZZ	AB	N	С	Battery terminal ⊖	
9 Q T A	NZ1001ECZZ	AB	N.	С	Battery terminal $\oplus$	
10 PZE	TL1010ECZZ	AA	N	С	Terminal insulator sheet	
11 PSL	DC1010ECZZ	AB	N	С	Shield plate	
12 DUN	ITK1048ECZZ	BP	N	E	RAM PWB unit (This includes No.7~10,101~106)	
13 PSH	EP1011ECZZ	AB	N	С	Spring fixing sheet	
14 MSP	RC1202CCZZ	A C	TIM	С	Spring Supering Super	
15 G C A	BC2672CCSA	AC	N	D	Terminal cover Annual States A	
16 G C A	BA1004ECZZ	AF	N	D	Bottom cabinet	
	/-S1347CCZZ	AH	+	В	Slide switch	
102 RC-	SZ1007CCZZ	AF		С	Capacitor (1µF)	
103 RH-	DZ1008CCZZ	AC	-	В	Diode (DAN202)	
104 V H D	1 S S 9 8 / / / - 1	A D		В	Diode (1SS98)	
105 V H i	TC74HC139F	AH	N	В	IC (TC74HC139F)	
106 V R S	-TP2BD564J	AA		С	Resistor (1/8W 560K $\Omega$ ±5%)	
201 G C A	SP1091CCZZ	ΑE		D	Case	
202 G C A	SP1092CCZZ	A D	17	D	Case cover	
203 G F T	AU1281CCSA	AB	N	D	Reverse side (space)	
204 PPA	CG1001ECZZ	ΑE	N	С	Module separater	
205 T C A	UH1002ECZZ	AB	N	С	Caution Card	
206 T C A	UZ1003ECZZ	ΑE	N	С	Caution label	
207 T i N	SE1036ECZZ	AU	N	D	Instruction book (USA only)	
	SM1037ECZZ	AR	N	D	Instruction book (E,F,G,S,I)	
	BZ1690CCZZ	AA		D	Switch cover label	
	GD1009CCZZ	A C		С	Driver ①	
	KA7307CCZZ	AC		D	Packing cushion	
	KC0089ECZZ	AF	N	D	Packing case	




# MODEL CE-1600L

- Optical fiber cable
- No service parts is available for this product.

## Appearance of cable and pin configuration




Signal name						
RD						
GND						
SD						
Vcc						
Vcc						




# 1000 F 30 JEGOM MODEL CE-1601L

- RS-232C interface cable
- Cable used to inerface with PC-1600 and Modem unit.
- No service parts is available for this product.

### Appearance of cable and pin configuration




PC	C-1600	MODEM SIDE			
Pin No.	Signal name	Pin No.	Signal name		
1	FG	FG	1		
2	SD	TXD(SD)	2		
3	RD	RXD(RD)	3		
4	RS (	RTS(RS)	4		
5	CS	CTS(CS)	5		
6	DR	DSR(DR)	6		
7	GND	SG	7		
8	CD	CD	8		
14	ER	DTR(ER)	20		
9	CI	CI	22		




# 3 JEGOM MODEL CE-1602L

- RS-232C interface cable
- Cable used to interface with PC-1600 and the MZ-5600 (or MZ-5500).
- No service parts is available for this product.

## Appearance of cable and pin configuration




	PC-1600	MZ-5600, N	/Z-5500
Pin No.	Signal name	Pin No.	Signal name
3	RXD(RD)	SD	2
2	TXD(SD)	RD	3
8	CD	RS	4
4	RTS(RS)	CS	5
5	CTS(CS)	READY	6
7	SG	GND	7
14	DTR(ER)	DR	8
6	DSR(DR)	ER	12




# J200 1 JEGOM MODEL CE-1603L

- RS-232C interface cable
- Cable used to interface with PC-1600 and the PC-5000 (or CE-158)
- No service parts is available for this product.

## Appearance of cable and pin configuration




P	rC-1600	PC-5000,	CE-158
Pin No.	Signal name	Pin No.	Signal name
1	FG	FG	
3	RXD(RD)	TXD	2
2	TXD(SD)	RXD	3
8	CD	RTS	4
8	CD	CTS	5
14	DTR(ER)	DSR	6
7	SG	GND	7
4	RTS(RS)	CD	8
	protection of the second of th	(RR)	11
5	CTS(CS)	DTR	20




# MODEL CE-1604L

- RS-232C interface cable
- Cable used to interface with PC-1600 and the PC-7000
- No service parts is available for this product.

## Appearance of cable and pin configuration



PC-1600		PC-7000	
Pin No.	Signal name	Pin No.	Signal name
1	FG	FG	1
3	RD	SD	2
2	SD	RD	3
8	CD	RTS	4
8	CD	CTS	5
14	ER	DSR	6
7	SG	GND	7
4	RS	CD	8
5	CS	DTR	20
		(CI)	22



# SHARP

SHARP CORPORATION Information Systems Group Quality & Reliability Control Center Yamatokoriyama, Nara 639-11, Japan

1986 July Printed in Japan ®